Subversion Repositories freemyipod

Rev

Rev 265 | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 265 Rev 278
Line 357... Line 357...
357
#define SHA1RESULT      ((uint32_t volatile*)(0x38000020))
357
#define SHA1RESULT      ((uint32_t volatile*)(0x38000020))
358
#define SHA1DATAIN      ((uint32_t volatile*)(0x38000040))
358
#define SHA1DATAIN      ((uint32_t volatile*)(0x38000040))
359
 
359
 
360
 
360
 
361
/////DMA/////
361
/////DMA/////
-
 
362
struct dma_lli
-
 
363
{
-
 
364
    void* srcaddr;
-
 
365
    void* dstaddr;
-
 
366
    const struct dma_lli* nextlli;
-
 
367
    uint32_t control;
-
 
368
};
362
#define DMACINTSTS(d)       (*((uint32_t volatile*)(0x38200000 + 0x1700000 * (d))))
369
#define DMACINTSTS(d)       (*((uint32_t volatile*)(0x38200000 + 0x1700000 * (d))))
363
#define DMACINTTCSTS(d)     (*((uint32_t volatile*)(0x38200004 + 0x1700000 * (d))))
370
#define DMACINTTCSTS(d)     (*((uint32_t volatile*)(0x38200004 + 0x1700000 * (d))))
364
#define DMACINTTCCLR(d)     (*((uint32_t volatile*)(0x38200008 + 0x1700000 * (d))))
371
#define DMACINTTCCLR(d)     (*((uint32_t volatile*)(0x38200008 + 0x1700000 * (d))))
365
#define DMACINTERRSTS(d)    (*((uint32_t volatile*)(0x3820000c + 0x1700000 * (d))))
372
#define DMACINTERRSTS(d)    (*((uint32_t volatile*)(0x3820000c + 0x1700000 * (d))))
366
#define DMACINTERRCLR(d)    (*((uint32_t volatile*)(0x38200010 + 0x1700000 * (d))))
373
#define DMACINTERRCLR(d)    (*((uint32_t volatile*)(0x38200010 + 0x1700000 * (d))))
Line 371... Line 378...
371
#define DMACSOFTSREQ(d)     (*((uint32_t volatile*)(0x38200024 + 0x1700000 * (d))))
378
#define DMACSOFTSREQ(d)     (*((uint32_t volatile*)(0x38200024 + 0x1700000 * (d))))
372
#define DMACSOFTLBREQ(d)    (*((uint32_t volatile*)(0x38200028 + 0x1700000 * (d))))
379
#define DMACSOFTLBREQ(d)    (*((uint32_t volatile*)(0x38200028 + 0x1700000 * (d))))
373
#define DMACSOFTLSREQ(d)    (*((uint32_t volatile*)(0x3820002c + 0x1700000 * (d))))
380
#define DMACSOFTLSREQ(d)    (*((uint32_t volatile*)(0x3820002c + 0x1700000 * (d))))
374
#define DMACCONFIG(d)       (*((uint32_t volatile*)(0x38200030 + 0x1700000 * (d))))
381
#define DMACCONFIG(d)       (*((uint32_t volatile*)(0x38200030 + 0x1700000 * (d))))
375
#define DMACSYNC(d)         (*((uint32_t volatile*)(0x38200034 + 0x1700000 * (d))))
382
#define DMACSYNC(d)         (*((uint32_t volatile*)(0x38200034 + 0x1700000 * (d))))
-
 
383
#define DMACCLLI(d, c)      (*((struct dma_lli volatile*)(0x38200100 + 0x1700000 * (d) + 0x20 * (c))))
376
#define DMACCSRCADDR(d, c)  (*((const void* volatile*)(0x38200100 + 0x1700000 * (d) + 0x20 * (c))))
384
#define DMACCSRCADDR(d, c)  (*((const void* volatile*)(0x38200100 + 0x1700000 * (d) + 0x20 * (c))))
377
#define DMACCDESTADDR(d, c) (*((void* volatile*)(0x38200104 + 0x1700000 * (d) + 0x20 * (c))))
385
#define DMACCDESTADDR(d, c) (*((void* volatile*)(0x38200104 + 0x1700000 * (d) + 0x20 * (c))))
378
#define DMACCLLI(d, c)      (*((const void* volatile*)(0x38200108 + 0x1700000 * (d) + 0x20 * (c))))
386
#define DMACCNEXTLLI(d, c)  (*((const void* volatile*)(0x38200108 + 0x1700000 * (d) + 0x20 * (c))))
379
#define DMACCCONTROL(d, c)  (*((uint32_t volatile*)(0x3820010c + 0x1700000 * (d) + 0x20 * (c))))
387
#define DMACCCONTROL(d, c)  (*((uint32_t volatile*)(0x3820010c + 0x1700000 * (d) + 0x20 * (c))))
380
#define DMACCCONFIG(d, c)   (*((uint32_t volatile*)(0x38200110 + 0x1700000 * (d) + 0x20 * (c))))
388
#define DMACCCONFIG(d, c)   (*((uint32_t volatile*)(0x38200110 + 0x1700000 * (d) + 0x20 * (c))))
381
#define DMAC0INTSTS         (*((uint32_t volatile*)(0x38200000)))
389
#define DMAC0INTSTS         (*((uint32_t volatile*)(0x38200000)))
382
#define DMAC0INTTCSTS       (*((uint32_t volatile*)(0x38200004)))
390
#define DMAC0INTTCSTS       (*((uint32_t volatile*)(0x38200004)))
383
#define DMAC0INTTCCLR       (*((uint32_t volatile*)(0x38200008)))
391
#define DMAC0INTTCCLR       (*((uint32_t volatile*)(0x38200008)))
Line 390... Line 398...
390
#define DMAC0SOFTSREQ       (*((uint32_t volatile*)(0x38200024)))
398
#define DMAC0SOFTSREQ       (*((uint32_t volatile*)(0x38200024)))
391
#define DMAC0SOFTLBREQ      (*((uint32_t volatile*)(0x38200028)))
399
#define DMAC0SOFTLBREQ      (*((uint32_t volatile*)(0x38200028)))
392
#define DMAC0SOFTLSREQ      (*((uint32_t volatile*)(0x3820002c)))
400
#define DMAC0SOFTLSREQ      (*((uint32_t volatile*)(0x3820002c)))
393
#define DMAC0CONFIG         (*((uint32_t volatile*)(0x38200030)))
401
#define DMAC0CONFIG         (*((uint32_t volatile*)(0x38200030)))
394
#define DMAC0SYNC           (*((uint32_t volatile*)(0x38200034)))
402
#define DMAC0SYNC           (*((uint32_t volatile*)(0x38200034)))
-
 
403
#define DMAC0CLLI(c)        (*((struct dma_lli volatile*)(0x38200100 + 0x20 * (c))))
395
#define DMAC0CSRCADDR(c)    (*((const void* volatile*)(0x38200100 + 0x20 * (c))))
404
#define DMAC0CSRCADDR(c)    (*((const void* volatile*)(0x38200100 + 0x20 * (c))))
396
#define DMAC0CDESTADDR(c)   (*((void* volatile*)(0x38200104 + 0x20 * (c))))
405
#define DMAC0CDESTADDR(c)   (*((void* volatile*)(0x38200104 + 0x20 * (c))))
397
#define DMAC0CLLI(c)        (*((const void* volatile*)(0x38200108 + 0x20 * (c))))
406
#define DMAC0CNEXTLLI(c)    (*((const void* volatile*)(0x38200108 + 0x20 * (c))))
398
#define DMAC0CCONTROL(c)    (*((uint32_t volatile*)(0x3820010c + 0x20 * (c))))
407
#define DMAC0CCONTROL(c)    (*((uint32_t volatile*)(0x3820010c + 0x20 * (c))))
399
#define DMAC0CCONFIG(c)     (*((uint32_t volatile*)(0x38200110 + 0x20 * (c))))
408
#define DMAC0CCONFIG(c)     (*((uint32_t volatile*)(0x38200110 + 0x20 * (c))))
-
 
409
#define DMAC0C0LLI          (*((struct dma_lli volatile*)(0x38200100)))
400
#define DMAC0C0SRCADDR      (*((const void* volatile*)(0x38200100)))
410
#define DMAC0C0SRCADDR      (*((const void* volatile*)(0x38200100)))
401
#define DMAC0C0DESTADDR     (*((void* volatile*)(0x38200104)))
411
#define DMAC0C0DESTADDR     (*((void* volatile*)(0x38200104)))
402
#define DMAC0C0LLI          (*((const void* volatile*)(0x38200108)))
412
#define DMAC0C0NEXTLLI      (*((const struct dma_lli* volatile*)(0x38200108)))
403
#define DMAC0C0CONTROL      (*((uint32_t volatile*)(0x3820010c)))
413
#define DMAC0C0CONTROL      (*((uint32_t volatile*)(0x3820010c)))
404
#define DMAC0C0CONFIG       (*((uint32_t volatile*)(0x38200110)))
414
#define DMAC0C0CONFIG       (*((uint32_t volatile*)(0x38200110)))
-
 
415
#define DMAC0C1LLI          (*((struct dma_lli volatile*)(0x38200120)))
405
#define DMAC0C1SRCADDR      (*((const void* volatile*)(0x38200120)))
416
#define DMAC0C1SRCADDR      (*((const void* volatile*)(0x38200120)))
406
#define DMAC0C1DESTADDR     (*((void* volatile*)(0x38200124)))
417
#define DMAC0C1DESTADDR     (*((void* volatile*)(0x38200124)))
407
#define DMAC0C1LLI          (*((const void* volatile*)(0x38200128)))
418
#define DMAC0C1NEXTLLI      (*((const struct dma_lli* volatile*)(0x38200128)))
408
#define DMAC0C1CONTROL      (*((uint32_t volatile*)(0x3820012c)))
419
#define DMAC0C1CONTROL      (*((uint32_t volatile*)(0x3820012c)))
409
#define DMAC0C1CONFIG       (*((uint32_t volatile*)(0x38200130)))
420
#define DMAC0C1CONFIG       (*((uint32_t volatile*)(0x38200130)))
-
 
421
#define DMAC0C2LLI          (*((struct dma_lli volatile*)(0x38200140)))
410
#define DMAC0C2SRCADDR      (*((const void* volatile*)(0x38200140)))
422
#define DMAC0C2SRCADDR      (*((const void* volatile*)(0x38200140)))
411
#define DMAC0C2DESTADDR     (*((void* volatile*)(0x38200144)))
423
#define DMAC0C2DESTADDR     (*((void* volatile*)(0x38200144)))
412
#define DMAC0C2LLI          (*((const void* volatile*)(0x38200148)))
424
#define DMAC0C2NEXTLLI      (*((const struct dma_lli* volatile*)(0x38200148)))
413
#define DMAC0C2CONTROL      (*((uint32_t volatile*)(0x3820014c)))
425
#define DMAC0C2CONTROL      (*((uint32_t volatile*)(0x3820014c)))
414
#define DMAC0C2CONFIG       (*((uint32_t volatile*)(0x38200150)))
426
#define DMAC0C2CONFIG       (*((uint32_t volatile*)(0x38200150)))
-
 
427
#define DMAC0C3LLI          (*((struct dma_lli volatile*)(0x38200160)))
415
#define DMAC0C3SRCADDR      (*((const void* volatile*)(0x38200160)))
428
#define DMAC0C3SRCADDR      (*((const void* volatile*)(0x38200160)))
416
#define DMAC0C3DESTADDR     (*((void* volatile*)(0x38200164)))
429
#define DMAC0C3DESTADDR     (*((void* volatile*)(0x38200164)))
417
#define DMAC0C3LLI          (*((const void* volatile*)(0x38200168)))
430
#define DMAC0C3NEXTLLI      (*((const struct dma_lli* volatile*)(0x38200168)))
418
#define DMAC0C3CONTROL      (*((uint32_t volatile*)(0x3820016c)))
431
#define DMAC0C3CONTROL      (*((uint32_t volatile*)(0x3820016c)))
419
#define DMAC0C3CONFIG       (*((uint32_t volatile*)(0x38200170)))
432
#define DMAC0C3CONFIG       (*((uint32_t volatile*)(0x38200170)))
-
 
433
#define DMAC0C4LLI          (*((struct dma_lli volatile*)(0x38200180)))
420
#define DMAC0C4SRCADDR      (*((const void* volatile*)(0x38200180)))
434
#define DMAC0C4SRCADDR      (*((const void* volatile*)(0x38200180)))
421
#define DMAC0C4DESTADDR     (*((void* volatile*)(0x38200184)))
435
#define DMAC0C4DESTADDR     (*((void* volatile*)(0x38200184)))
422
#define DMAC0C4LLI          (*((const void* volatile*)(0x38200188)))
436
#define DMAC0C4NEXTLLI      (*((const struct dma_lli* volatile*)(0x38200188)))
423
#define DMAC0C4CONTROL      (*((uint32_t volatile*)(0x3820018c)))
437
#define DMAC0C4CONTROL      (*((uint32_t volatile*)(0x3820018c)))
424
#define DMAC0C4CONFIG       (*((uint32_t volatile*)(0x38200190)))
438
#define DMAC0C4CONFIG       (*((uint32_t volatile*)(0x38200190)))
-
 
439
#define DMAC0C5LLI          (*((struct dma_lli volatile*)(0x382001a0)))
425
#define DMAC0C5SRCADDR      (*((const void* volatile*)(0x382001a0)))
440
#define DMAC0C5SRCADDR      (*((const void* volatile*)(0x382001a0)))
426
#define DMAC0C5DESTADDR     (*((void* volatile*)(0x382001a4)))
441
#define DMAC0C5DESTADDR     (*((void* volatile*)(0x382001a4)))
427
#define DMAC0C5LLI          (*((const void* volatile*)(0x382001a8)))
442
#define DMAC0C5NEXTLLI      (*((const struct dma_lli* volatile*)(0x382001a8)))
428
#define DMAC0C5CONTROL      (*((uint32_t volatile*)(0x382001ac)))
443
#define DMAC0C5CONTROL      (*((uint32_t volatile*)(0x382001ac)))
429
#define DMAC0C5CONFIG       (*((uint32_t volatile*)(0x382001b0)))
444
#define DMAC0C5CONFIG       (*((uint32_t volatile*)(0x382001b0)))
-
 
445
#define DMAC0C6LLI          (*((struct dma_lli volatile*)(0x382001c0)))
430
#define DMAC0C6SRCADDR      (*((const void* volatile*)(0x382001c0)))
446
#define DMAC0C6SRCADDR      (*((const void* volatile*)(0x382001c0)))
431
#define DMAC0C6DESTADDR     (*((void* volatile*)(0x382001c4)))
447
#define DMAC0C6DESTADDR     (*((void* volatile*)(0x382001c4)))
432
#define DMAC0C6LLI          (*((const void* volatile*)(0x382001c8)))
448
#define DMAC0C6NEXTLLI      (*((const struct dma_lli* volatile*)(0x382001c8)))
433
#define DMAC0C6CONTROL      (*((uint32_t volatile*)(0x382001cc)))
449
#define DMAC0C6CONTROL      (*((uint32_t volatile*)(0x382001cc)))
434
#define DMAC0C6CONFIG       (*((uint32_t volatile*)(0x382001d0)))
450
#define DMAC0C6CONFIG       (*((uint32_t volatile*)(0x382001d0)))
-
 
451
#define DMAC0C7LLI          (*((struct dma_lli volatile*)(0x382001e0)))
435
#define DMAC0C7SRCADDR      (*((const void* volatile*)(0x382001e0)))
452
#define DMAC0C7SRCADDR      (*((const void* volatile*)(0x382001e0)))
436
#define DMAC0C7DESTADDR     (*((void* volatile*)(0x382001e4)))
453
#define DMAC0C7DESTADDR     (*((void* volatile*)(0x382001e4)))
437
#define DMAC0C7LLI          (*((const void* volatile*)(0x382001e8)))
454
#define DMAC0C7NEXTLLI      (*((const struct dma_lli* volatile*)(0x382001e8)))
438
#define DMAC0C7CONTROL      (*((uint32_t volatile*)(0x382001ec)))
455
#define DMAC0C7CONTROL      (*((uint32_t volatile*)(0x382001ec)))
439
#define DMAC0C7CONFIG       (*((uint32_t volatile*)(0x382001f0)))
456
#define DMAC0C7CONFIG       (*((uint32_t volatile*)(0x382001f0)))
440
#define DMAC1INTSTS         (*((uint32_t volatile*)(0x39900000)))
457
#define DMAC1INTSTS         (*((uint32_t volatile*)(0x39900000)))
441
#define DMAC1INTTCSTS       (*((uint32_t volatile*)(0x39900004)))
458
#define DMAC1INTTCSTS       (*((uint32_t volatile*)(0x39900004)))
442
#define DMAC1INTTCCLR       (*((uint32_t volatile*)(0x39900008)))
459
#define DMAC1INTTCCLR       (*((uint32_t volatile*)(0x39900008)))
Line 449... Line 466...
449
#define DMAC1SOFTSREQ       (*((uint32_t volatile*)(0x39900024)))
466
#define DMAC1SOFTSREQ       (*((uint32_t volatile*)(0x39900024)))
450
#define DMAC1SOFTLBREQ      (*((uint32_t volatile*)(0x39900028)))
467
#define DMAC1SOFTLBREQ      (*((uint32_t volatile*)(0x39900028)))
451
#define DMAC1SOFTLSREQ      (*((uint32_t volatile*)(0x3990002c)))
468
#define DMAC1SOFTLSREQ      (*((uint32_t volatile*)(0x3990002c)))
452
#define DMAC1CONFIG         (*((uint32_t volatile*)(0x39900030)))
469
#define DMAC1CONFIG         (*((uint32_t volatile*)(0x39900030)))
453
#define DMAC1SYNC           (*((uint32_t volatile*)(0x39900034)))
470
#define DMAC1SYNC           (*((uint32_t volatile*)(0x39900034)))
-
 
471
#define DMAC1CLLI(c)        (*((struct dma_lli volatile*)(0x39900100 + 0x20 * (c))))
454
#define DMAC1CSRCADDR(c)    (*((const void* volatile*)(0x39900100 + 0x20 * (c))))
472
#define DMAC1CSRCADDR(c)    (*((const void* volatile*)(0x39900100 + 0x20 * (c))))
455
#define DMAC1CDESTADDR(c)   (*((void* volatile*)(0x39900104 + 0x20 * (c))))
473
#define DMAC1CDESTADDR(c)   (*((void* volatile*)(0x39900104 + 0x20 * (c))))
456
#define DMAC1CLLI(c)        (*((const void* volatile*)(0x39900108 + 0x20 * (c))))
474
#define DMAC1CNEXTLLI(c)    (*((const void* volatile*)(0x39900108 + 0x20 * (c))))
457
#define DMAC1CCONTROL(c)    (*((uint32_t volatile*)(0x3990010c + 0x20 * (c))))
475
#define DMAC1CCONTROL(c)    (*((uint32_t volatile*)(0x3990010c + 0x20 * (c))))
458
#define DMAC1CCONFIG(c)     (*((uint32_t volatile*)(0x39900110 + 0x20 * (c))))
476
#define DMAC1CCONFIG(c)     (*((uint32_t volatile*)(0x39900110 + 0x20 * (c))))
-
 
477
#define DMAC1C0LLI          (*((struct dma_lli volatile*)(0x39900100)))
459
#define DMAC1C0SRCADDR      (*((const void* volatile*)(0x39900100)))
478
#define DMAC1C0SRCADDR      (*((const void* volatile*)(0x39900100)))
460
#define DMAC1C0DESTADDR     (*((void* volatile*)(0x39900104)))
479
#define DMAC1C0DESTADDR     (*((void* volatile*)(0x39900104)))
461
#define DMAC1C0LLI          (*((const void* volatile*)(0x39900108)))
480
#define DMAC1C0NEXTLLI      (*((const struct dma_lli* volatile*)(0x39900108)))
462
#define DMAC1C0CONTROL      (*((uint32_t volatile*)(0x3990010c)))
481
#define DMAC1C0CONTROL      (*((uint32_t volatile*)(0x3990010c)))
463
#define DMAC1C0CONFIG       (*((uint32_t volatile*)(0x39900110)))
482
#define DMAC1C0CONFIG       (*((uint32_t volatile*)(0x39900110)))
-
 
483
#define DMAC1C1LLI          (*((struct dma_lli volatile*)(0x39900120)))
464
#define DMAC1C1SRCADDR      (*((const void* volatile*)(0x39900120)))
484
#define DMAC1C1SRCADDR      (*((const void* volatile*)(0x39900120)))
465
#define DMAC1C1DESTADDR     (*((void* volatile*)(0x39900124)))
485
#define DMAC1C1DESTADDR     (*((void* volatile*)(0x39900124)))
466
#define DMAC1C1LLI          (*((const void* volatile*)(0x39900128)))
486
#define DMAC1C1NEXTLLI      (*((const struct dma_lli* volatile*)(0x39900128)))
467
#define DMAC1C1CONTROL      (*((uint32_t volatile*)(0x3990012c)))
487
#define DMAC1C1CONTROL      (*((uint32_t volatile*)(0x3990012c)))
468
#define DMAC1C1CONFIG       (*((uint32_t volatile*)(0x39900130)))
488
#define DMAC1C1CONFIG       (*((uint32_t volatile*)(0x39900130)))
-
 
489
#define DMAC1C2LLI          (*((struct dma_lli volatile*)(0x39900140)))
469
#define DMAC1C2SRCADDR      (*((const void* volatile*)(0x39900140)))
490
#define DMAC1C2SRCADDR      (*((const void* volatile*)(0x39900140)))
470
#define DMAC1C2DESTADDR     (*((void* volatile*)(0x39900144)))
491
#define DMAC1C2DESTADDR     (*((void* volatile*)(0x39900144)))
471
#define DMAC1C2LLI          (*((const void* volatile*)(0x39900148)))
492
#define DMAC1C2NEXTLLI      (*((const struct dma_lli* volatile*)(0x39900148)))
472
#define DMAC1C2CONTROL      (*((uint32_t volatile*)(0x3990014c)))
493
#define DMAC1C2CONTROL      (*((uint32_t volatile*)(0x3990014c)))
473
#define DMAC1C2CONFIG       (*((uint32_t volatile*)(0x39900150)))
494
#define DMAC1C2CONFIG       (*((uint32_t volatile*)(0x39900150)))
-
 
495
#define DMAC1C3LLI          (*((struct dma_lli volatile*)(0x39900160)))
474
#define DMAC1C3SRCADDR      (*((const void* volatile*)(0x39900160)))
496
#define DMAC1C3SRCADDR      (*((const void* volatile*)(0x39900160)))
475
#define DMAC1C3DESTADDR     (*((void* volatile*)(0x39900164)))
497
#define DMAC1C3DESTADDR     (*((void* volatile*)(0x39900164)))
476
#define DMAC1C3LLI          (*((volatile vvoid**)(0x39900168)))
498
#define DMAC1C3NEXTLLI      (*((volatile void**)(0x39900168)))
477
#define DMAC1C3CONTROL      (*((uint32_t volatile*)(0x3990016c)))
499
#define DMAC1C3CONTROL      (*((uint32_t volatile*)(0x3990016c)))
478
#define DMAC1C3CONFIG       (*((uint32_t volatile*)(0x39900170)))
500
#define DMAC1C3CONFIG       (*((uint32_t volatile*)(0x39900170)))
-
 
501
#define DMAC1C4LLI          (*((struct dma_lli volatile*)(0x39900180)))
479
#define DMAC1C4SRCADDR      (*((const void* volatile*)(0x39900180)))
502
#define DMAC1C4SRCADDR      (*((const void* volatile*)(0x39900180)))
480
#define DMAC1C4DESTADDR     (*((void* volatile*)(0x39900184)))
503
#define DMAC1C4DESTADDR     (*((void* volatile*)(0x39900184)))
481
#define DMAC1C4LLI          (*((const void* volatile*)(0x39900188)))
504
#define DMAC1C4NEXTLLI      (*((const struct dma_lli* volatile*)(0x39900188)))
482
#define DMAC1C4CONTROL      (*((uint32_t volatile*)(0x3990018c)))
505
#define DMAC1C4CONTROL      (*((uint32_t volatile*)(0x3990018c)))
483
#define DMAC1C4CONFIG       (*((uint32_t volatile*)(0x39900190)))
506
#define DMAC1C4CONFIG       (*((uint32_t volatile*)(0x39900190)))
-
 
507
#define DMAC1C5LLI          (*((struct dma_lli volatile*)(0x399001a0)))
484
#define DMAC1C5SRCADDR      (*((const void* volatile*)(0x399001a0)))
508
#define DMAC1C5SRCADDR      (*((const void* volatile*)(0x399001a0)))
485
#define DMAC1C5DESTADDR     (*((void* volatile*)(0x399001a4)))
509
#define DMAC1C5DESTADDR     (*((void* volatile*)(0x399001a4)))
486
#define DMAC1C5LLI          (*((const void* volatile*)(0x399001a8)))
510
#define DMAC1C5NEXTLLI      (*((const struct dma_lli* volatile*)(0x399001a8)))
487
#define DMAC1C5CONTROL      (*((uint32_t volatile*)(0x399001ac)))
511
#define DMAC1C5CONTROL      (*((uint32_t volatile*)(0x399001ac)))
488
#define DMAC1C5CONFIG       (*((uint32_t volatile*)(0x399001b0)))
512
#define DMAC1C5CONFIG       (*((uint32_t volatile*)(0x399001b0)))
-
 
513
#define DMAC1C6LLI          (*((struct dma_lli volatile*)(0x399001c0)))
489
#define DMAC1C6SRCADDR      (*((const void* volatile*)(0x399001c0)))
514
#define DMAC1C6SRCADDR      (*((const void* volatile*)(0x399001c0)))
490
#define DMAC1C6DESTADDR     (*((void* volatile*)(0x399001c4)))
515
#define DMAC1C6DESTADDR     (*((void* volatile*)(0x399001c4)))
491
#define DMAC1C6LLI          (*((const void* volatile*)(0x399001c8)))
516
#define DMAC1C6NEXTLLI      (*((const struct dma_lli* volatile*)(0x399001c8)))
492
#define DMAC1C6CONTROL      (*((uint32_t volatile*)(0x399001cc)))
517
#define DMAC1C6CONTROL      (*((uint32_t volatile*)(0x399001cc)))
493
#define DMAC1C6CONFIG       (*((uint32_t volatile*)(0x399001d0)))
518
#define DMAC1C6CONFIG       (*((uint32_t volatile*)(0x399001d0)))
-
 
519
#define DMAC1C7LLI          (*((struct dma_lli volatile*)(0x399001e0)))
494
#define DMAC1C7SRCADDR      (*((const void* volatile*)(0x399001e0)))
520
#define DMAC1C7SRCADDR      (*((const void* volatile*)(0x399001e0)))
495
#define DMAC1C7DESTADDR     (*((void* volatile*)(0x399001e4)))
521
#define DMAC1C7DESTADDR     (*((void* volatile*)(0x399001e4)))
496
#define DMAC1C7LLI          (*((const void* volatile*)(0x399001e8)))
522
#define DMAC1C7NEXTLLI      (*((const struct dma_lli* volatile*)(0x399001e8)))
497
#define DMAC1C7CONTROL      (*((uint32_t volatile*)(0x399001ec)))
523
#define DMAC1C7CONTROL      (*((uint32_t volatile*)(0x399001ec)))
498
#define DMAC1C7CONFIG       (*((uint32_t volatile*)(0x399001f0)))
524
#define DMAC1C7CONFIG       (*((uint32_t volatile*)(0x399001f0)))
499
 
525
 
500
 
526
 
501
/////LCD/////
527
/////LCD/////