| 881 |
theseven |
1 |
#ifndef __SOC_S5L87XX_REGS_H__
|
|
|
2 |
#define __SOC_S5L87XX_REGS_H__
|
|
|
3 |
|
|
|
4 |
#include "global.h"
|
|
|
5 |
|
|
|
6 |
|
|
|
7 |
#ifdef SOC_S5L8701
|
|
|
8 |
#include "soc/s5l87xx/8701/regs.h"
|
|
|
9 |
#else
|
|
|
10 |
|
|
|
11 |
|
|
|
12 |
/////SYSCON/////
|
|
|
13 |
#define PWRCON(i) (*((uint32_t volatile*)(0x3C500000 \
|
|
|
14 |
+ ((i) == 4 ? 0x6C : \
|
|
|
15 |
((i) == 3 ? 0x68 : \
|
|
|
16 |
((i) == 2 ? 0x58 : \
|
|
|
17 |
((i) == 1 ? 0x4C : \
|
|
|
18 |
0x48)))))))
|
|
|
19 |
|
|
|
20 |
|
|
|
21 |
/////TIMER/////
|
|
|
22 |
#define TCON(x) (*((uint32_t volatile*)(0x3C700000 + 0x20 * (x))))
|
|
|
23 |
#define TACON (*((uint32_t volatile*)(0x3C700000)))
|
|
|
24 |
#define TACMD (*((uint32_t volatile*)(0x3C700004)))
|
|
|
25 |
#define TADATA0 (*((uint32_t volatile*)(0x3C700008)))
|
|
|
26 |
#define TADATA1 (*((uint32_t volatile*)(0x3C70000C)))
|
|
|
27 |
#define TAPRE (*((uint32_t volatile*)(0x3C700010)))
|
|
|
28 |
#define TACNT (*((uint32_t volatile*)(0x3C700014)))
|
|
|
29 |
#define TBCON (*((uint32_t volatile*)(0x3C700020)))
|
|
|
30 |
#define TBCMD (*((uint32_t volatile*)(0x3C700024)))
|
|
|
31 |
#define TBDATA0 (*((uint32_t volatile*)(0x3C700028)))
|
|
|
32 |
#define TBDATA1 (*((uint32_t volatile*)(0x3C70002C)))
|
|
|
33 |
#define TBPRE (*((uint32_t volatile*)(0x3C700030)))
|
|
|
34 |
#define TBCNT (*((uint32_t volatile*)(0x3C700034)))
|
|
|
35 |
#define TCCON (*((uint32_t volatile*)(0x3C700040)))
|
|
|
36 |
#define TCCMD (*((uint32_t volatile*)(0x3C700044)))
|
|
|
37 |
#define TCDATA0 (*((uint32_t volatile*)(0x3C700048)))
|
|
|
38 |
#define TCDATA1 (*((uint32_t volatile*)(0x3C70004C)))
|
|
|
39 |
#define TCPRE (*((uint32_t volatile*)(0x3C700050)))
|
|
|
40 |
#define TCCNT (*((uint32_t volatile*)(0x3C700054)))
|
|
|
41 |
#define TDCON (*((uint32_t volatile*)(0x3C700060)))
|
|
|
42 |
#define TDCMD (*((uint32_t volatile*)(0x3C700064)))
|
|
|
43 |
#define TDDATA0 (*((uint32_t volatile*)(0x3C700068)))
|
|
|
44 |
#define TDDATA1 (*((uint32_t volatile*)(0x3C70006C)))
|
|
|
45 |
#define TDPRE (*((uint32_t volatile*)(0x3C700070)))
|
|
|
46 |
#define TDCNT (*((uint32_t volatile*)(0x3C700074)))
|
|
|
47 |
#define TECON (*((uint32_t volatile*)(0x3C7000A0)))
|
|
|
48 |
#define TECMD (*((uint32_t volatile*)(0x3C7000A4)))
|
|
|
49 |
#define TEDATA0 (*((uint32_t volatile*)(0x3C7000A8)))
|
|
|
50 |
#define TEDATA1 (*((uint32_t volatile*)(0x3C7000AC)))
|
|
|
51 |
#define TEPRE (*((uint32_t volatile*)(0x3C7000B0)))
|
|
|
52 |
#define TECNT (*((uint32_t volatile*)(0x3C7000B4)))
|
|
|
53 |
#define TFCON (*((uint32_t volatile*)(0x3C7000C0)))
|
|
|
54 |
#define TFCMD (*((uint32_t volatile*)(0x3C7000C4)))
|
|
|
55 |
#define TFDATA0 (*((uint32_t volatile*)(0x3C7000C8)))
|
|
|
56 |
#define TFDATA1 (*((uint32_t volatile*)(0x3C7000CC)))
|
|
|
57 |
#define TFPRE (*((uint32_t volatile*)(0x3C7000D0)))
|
|
|
58 |
#define TFCNT (*((uint32_t volatile*)(0x3C7000D4)))
|
|
|
59 |
#define TGCON (*((uint32_t volatile*)(0x3C7000E0)))
|
|
|
60 |
#define TGCMD (*((uint32_t volatile*)(0x3C7000E4)))
|
|
|
61 |
#define TGDATA0 (*((uint32_t volatile*)(0x3C7000E8)))
|
|
|
62 |
#define TGDATA1 (*((uint32_t volatile*)(0x3C7000EC)))
|
|
|
63 |
#define TGPRE (*((uint32_t volatile*)(0x3C7000F0)))
|
|
|
64 |
#define TGCNT (*((uint32_t volatile*)(0x3C7000F4)))
|
|
|
65 |
#define THCON (*((uint32_t volatile*)(0x3C700100)))
|
|
|
66 |
#define THCMD (*((uint32_t volatile*)(0x3C700104)))
|
|
|
67 |
#define THDATA0 (*((uint32_t volatile*)(0x3C700108)))
|
|
|
68 |
#define THDATA1 (*((uint32_t volatile*)(0x3C70010C)))
|
|
|
69 |
#define THPRE (*((uint32_t volatile*)(0x3C700110)))
|
|
|
70 |
#define THCNT (*((uint32_t volatile*)(0x3C700114)))
|
|
|
71 |
|
|
|
72 |
|
|
|
73 |
/////USB/////
|
|
|
74 |
#define OTGBASE 0x38400000
|
|
|
75 |
#define PHYBASE 0x3C400000
|
|
|
76 |
|
|
|
77 |
|
|
|
78 |
/////I2C/////
|
|
|
79 |
#define IICCON(bus) (*((uint32_t volatile*)(0x3C600000 + 0x300000 * (bus))))
|
|
|
80 |
#define IICSTAT(bus) (*((uint32_t volatile*)(0x3C600004 + 0x300000 * (bus))))
|
|
|
81 |
#define IICADD(bus) (*((uint32_t volatile*)(0x3C600008 + 0x300000 * (bus))))
|
|
|
82 |
#define IICDS(bus) (*((uint32_t volatile*)(0x3C60000C + 0x300000 * (bus))))
|
|
|
83 |
#define IIC10(bus) (*((uint32_t volatile*)(0x3C600010 + 0x300000 * (bus))))
|
|
|
84 |
|
|
|
85 |
|
|
|
86 |
/////INTERRUPT CONTROLLERS/////
|
|
|
87 |
#define VICIRQSTATUS(v) (*((uint32_t volatile*)(0x38E00000 + 0x1000 * (v))))
|
|
|
88 |
#define VICFIQSTATUS(v) (*((uint32_t volatile*)(0x38E00004 + 0x1000 * (v))))
|
|
|
89 |
#define VICRAWINTR(v) (*((uint32_t volatile*)(0x38E00008 + 0x1000 * (v))))
|
|
|
90 |
#define VICINTSELECT(v) (*((uint32_t volatile*)(0x38E0000C + 0x1000 * (v))))
|
|
|
91 |
#define VICINTENABLE(v) (*((uint32_t volatile*)(0x38E00010 + 0x1000 * (v))))
|
|
|
92 |
#define VICINTENCLEAR(v) (*((uint32_t volatile*)(0x38E00014 + 0x1000 * (v))))
|
|
|
93 |
#define VICSOFTINT(v) (*((uint32_t volatile*)(0x38E00018 + 0x1000 * (v))))
|
|
|
94 |
#define VICSOFTINTCLEAR(v) (*((uint32_t volatile*)(0x38E0001C + 0x1000 * (v))))
|
|
|
95 |
#define VICPROTECTION(v) (*((uint32_t volatile*)(0x38E00020 + 0x1000 * (v))))
|
|
|
96 |
#define VICSWPRIORITYMASK(v) (*((uint32_t volatile*)(0x38E00024 + 0x1000 * (v))))
|
|
|
97 |
#define VICPRIORITYDAISY(v) (*((uint32_t volatile*)(0x38E00028 + 0x1000 * (v))))
|
|
|
98 |
#define VICVECTADDR(v, i) (*((uint32_t volatile*)(0x38E00100 + 0x1000 * (v) + 4 * (i))))
|
|
|
99 |
#define VICVECTPRIORITY(v, i) (*((uint32_t volatile*)(0x38E00200 + 0x1000 * (v) + 4 * (i))))
|
|
|
100 |
#define VICADDRESS(v) (*((const void* volatile*)(0x38E00F00 + 0x1000 * (v))))
|
|
|
101 |
#define VIC0IRQSTATUS (*((uint32_t volatile*)(0x38E00000)))
|
|
|
102 |
#define VIC0FIQSTATUS (*((uint32_t volatile*)(0x38E00004)))
|
|
|
103 |
#define VIC0RAWINTR (*((uint32_t volatile*)(0x38E00008)))
|
|
|
104 |
#define VIC0INTSELECT (*((uint32_t volatile*)(0x38E0000C)))
|
|
|
105 |
#define VIC0INTENABLE (*((uint32_t volatile*)(0x38E00010)))
|
|
|
106 |
#define VIC0INTENCLEAR (*((uint32_t volatile*)(0x38E00014)))
|
|
|
107 |
#define VIC0SOFTINT (*((uint32_t volatile*)(0x38E00018)))
|
|
|
108 |
#define VIC0SOFTINTCLEAR (*((uint32_t volatile*)(0x38E0001C)))
|
|
|
109 |
#define VIC0PROTECTION (*((uint32_t volatile*)(0x38E00020)))
|
|
|
110 |
#define VIC0SWPRIORITYMASK (*((uint32_t volatile*)(0x38E00024)))
|
|
|
111 |
#define VIC0PRIORITYDAISY (*((uint32_t volatile*)(0x38E00028)))
|
|
|
112 |
#define VIC0VECTADDR(i) (*((const void* volatile*)(0x38E00100 + 4 * (i))))
|
|
|
113 |
#define VIC0VECTADDR0 (*((const void* volatile*)(0x38E00100)))
|
|
|
114 |
#define VIC0VECTADDR1 (*((const void* volatile*)(0x38E00104)))
|
|
|
115 |
#define VIC0VECTADDR2 (*((const void* volatile*)(0x38E00108)))
|
|
|
116 |
#define VIC0VECTADDR3 (*((const void* volatile*)(0x38E0010C)))
|
|
|
117 |
#define VIC0VECTADDR4 (*((const void* volatile*)(0x38E00110)))
|
|
|
118 |
#define VIC0VECTADDR5 (*((const void* volatile*)(0x38E00114)))
|
|
|
119 |
#define VIC0VECTADDR6 (*((const void* volatile*)(0x38E00118)))
|
|
|
120 |
#define VIC0VECTADDR7 (*((const void* volatile*)(0x38E0011C)))
|
|
|
121 |
#define VIC0VECTADDR8 (*((const void* volatile*)(0x38E00120)))
|
|
|
122 |
#define VIC0VECTADDR9 (*((const void* volatile*)(0x38E00124)))
|
|
|
123 |
#define VIC0VECTADDR10 (*((const void* volatile*)(0x38E00128)))
|
|
|
124 |
#define VIC0VECTADDR11 (*((const void* volatile*)(0x38E0012C)))
|
|
|
125 |
#define VIC0VECTADDR12 (*((const void* volatile*)(0x38E00130)))
|
|
|
126 |
#define VIC0VECTADDR13 (*((const void* volatile*)(0x38E00134)))
|
|
|
127 |
#define VIC0VECTADDR14 (*((const void* volatile*)(0x38E00138)))
|
|
|
128 |
#define VIC0VECTADDR15 (*((const void* volatile*)(0x38E0013C)))
|
|
|
129 |
#define VIC0VECTADDR16 (*((const void* volatile*)(0x38E00140)))
|
|
|
130 |
#define VIC0VECTADDR17 (*((const void* volatile*)(0x38E00144)))
|
|
|
131 |
#define VIC0VECTADDR18 (*((const void* volatile*)(0x38E00148)))
|
|
|
132 |
#define VIC0VECTADDR19 (*((const void* volatile*)(0x38E0014C)))
|
|
|
133 |
#define VIC0VECTADDR20 (*((const void* volatile*)(0x38E00150)))
|
|
|
134 |
#define VIC0VECTADDR21 (*((const void* volatile*)(0x38E00154)))
|
|
|
135 |
#define VIC0VECTADDR22 (*((const void* volatile*)(0x38E00158)))
|
|
|
136 |
#define VIC0VECTADDR23 (*((const void* volatile*)(0x38E0015C)))
|
|
|
137 |
#define VIC0VECTADDR24 (*((const void* volatile*)(0x38E00160)))
|
|
|
138 |
#define VIC0VECTADDR25 (*((const void* volatile*)(0x38E00164)))
|
|
|
139 |
#define VIC0VECTADDR26 (*((const void* volatile*)(0x38E00168)))
|
|
|
140 |
#define VIC0VECTADDR27 (*((const void* volatile*)(0x38E0016C)))
|
|
|
141 |
#define VIC0VECTADDR28 (*((const void* volatile*)(0x38E00170)))
|
|
|
142 |
#define VIC0VECTADDR29 (*((const void* volatile*)(0x38E00174)))
|
|
|
143 |
#define VIC0VECTADDR30 (*((const void* volatile*)(0x38E00178)))
|
|
|
144 |
#define VIC0VECTADDR31 (*((const void* volatile*)(0x38E0017C)))
|
|
|
145 |
#define VIC0VECTPRIORITY(i) (*((uint32_t volatile*)(0x38E00200 + 4 * (i))))
|
|
|
146 |
#define VIC0VECTPRIORITY0 (*((uint32_t volatile*)(0x38E00200)))
|
|
|
147 |
#define VIC0VECTPRIORITY1 (*((uint32_t volatile*)(0x38E00204)))
|
|
|
148 |
#define VIC0VECTPRIORITY2 (*((uint32_t volatile*)(0x38E00208)))
|
|
|
149 |
#define VIC0VECTPRIORITY3 (*((uint32_t volatile*)(0x38E0020C)))
|
|
|
150 |
#define VIC0VECTPRIORITY4 (*((uint32_t volatile*)(0x38E00210)))
|
|
|
151 |
#define VIC0VECTPRIORITY5 (*((uint32_t volatile*)(0x38E00214)))
|
|
|
152 |
#define VIC0VECTPRIORITY6 (*((uint32_t volatile*)(0x38E00218)))
|
|
|
153 |
#define VIC0VECTPRIORITY7 (*((uint32_t volatile*)(0x38E0021C)))
|
|
|
154 |
#define VIC0VECTPRIORITY8 (*((uint32_t volatile*)(0x38E00220)))
|
|
|
155 |
#define VIC0VECTPRIORITY9 (*((uint32_t volatile*)(0x38E00224)))
|
|
|
156 |
#define VIC0VECTPRIORITY10 (*((uint32_t volatile*)(0x38E00228)))
|
|
|
157 |
#define VIC0VECTPRIORITY11 (*((uint32_t volatile*)(0x38E0022C)))
|
|
|
158 |
#define VIC0VECTPRIORITY12 (*((uint32_t volatile*)(0x38E00230)))
|
|
|
159 |
#define VIC0VECTPRIORITY13 (*((uint32_t volatile*)(0x38E00234)))
|
|
|
160 |
#define VIC0VECTPRIORITY14 (*((uint32_t volatile*)(0x38E00238)))
|
|
|
161 |
#define VIC0VECTPRIORITY15 (*((uint32_t volatile*)(0x38E0023C)))
|
|
|
162 |
#define VIC0VECTPRIORITY16 (*((uint32_t volatile*)(0x38E00240)))
|
|
|
163 |
#define VIC0VECTPRIORITY17 (*((uint32_t volatile*)(0x38E00244)))
|
|
|
164 |
#define VIC0VECTPRIORITY18 (*((uint32_t volatile*)(0x38E00248)))
|
|
|
165 |
#define VIC0VECTPRIORITY19 (*((uint32_t volatile*)(0x38E0024C)))
|
|
|
166 |
#define VIC0VECTPRIORITY20 (*((uint32_t volatile*)(0x38E00250)))
|
|
|
167 |
#define VIC0VECTPRIORITY21 (*((uint32_t volatile*)(0x38E00254)))
|
|
|
168 |
#define VIC0VECTPRIORITY22 (*((uint32_t volatile*)(0x38E00258)))
|
|
|
169 |
#define VIC0VECTPRIORITY23 (*((uint32_t volatile*)(0x38E0025C)))
|
|
|
170 |
#define VIC0VECTPRIORITY24 (*((uint32_t volatile*)(0x38E00260)))
|
|
|
171 |
#define VIC0VECTPRIORITY25 (*((uint32_t volatile*)(0x38E00264)))
|
|
|
172 |
#define VIC0VECTPRIORITY26 (*((uint32_t volatile*)(0x38E00268)))
|
|
|
173 |
#define VIC0VECTPRIORITY27 (*((uint32_t volatile*)(0x38E0026C)))
|
|
|
174 |
#define VIC0VECTPRIORITY28 (*((uint32_t volatile*)(0x38E00270)))
|
|
|
175 |
#define VIC0VECTPRIORITY29 (*((uint32_t volatile*)(0x38E00274)))
|
|
|
176 |
#define VIC0VECTPRIORITY30 (*((uint32_t volatile*)(0x38E00278)))
|
|
|
177 |
#define VIC0VECTPRIORITY31 (*((uint32_t volatile*)(0x38E0027C)))
|
|
|
178 |
#define VIC0ADDRESS (*((void* volatile*)(0x38E00F00)))
|
|
|
179 |
#define VIC1IRQSTATUS (*((uint32_t volatile*)(0x38E01000)))
|
|
|
180 |
#define VIC1FIQSTATUS (*((uint32_t volatile*)(0x38E01004)))
|
|
|
181 |
#define VIC1RAWINTR (*((uint32_t volatile*)(0x38E01008)))
|
|
|
182 |
#define VIC1INTSELECT (*((uint32_t volatile*)(0x38E0100C)))
|
|
|
183 |
#define VIC1INTENABLE (*((uint32_t volatile*)(0x38E01010)))
|
|
|
184 |
#define VIC1INTENCLEAR (*((uint32_t volatile*)(0x38E01014)))
|
|
|
185 |
#define VIC1SOFTINT (*((uint32_t volatile*)(0x38E01018)))
|
|
|
186 |
#define VIC1SOFTINTCLEAR (*((uint32_t volatile*)(0x38E0101C)))
|
|
|
187 |
#define VIC1PROTECTION (*((uint32_t volatile*)(0x38E01020)))
|
|
|
188 |
#define VIC1SWPRIORITYMASK (*((uint32_t volatile*)(0x38E01024)))
|
|
|
189 |
#define VIC1PRIORITYDAISY (*((uint32_t volatile*)(0x38E01028)))
|
|
|
190 |
#define VIC1VECTADDR(i) (*((const void* volatile*)(0x38E01100 + 4 * (i))))
|
|
|
191 |
#define VIC1VECTADDR0 (*((const void* volatile*)(0x38E01100)))
|
|
|
192 |
#define VIC1VECTADDR1 (*((const void* volatile*)(0x38E01104)))
|
|
|
193 |
#define VIC1VECTADDR2 (*((const void* volatile*)(0x38E01108)))
|
|
|
194 |
#define VIC1VECTADDR3 (*((const void* volatile*)(0x38E0110C)))
|
|
|
195 |
#define VIC1VECTADDR4 (*((const void* volatile*)(0x38E01110)))
|
|
|
196 |
#define VIC1VECTADDR5 (*((const void* volatile*)(0x38E01114)))
|
|
|
197 |
#define VIC1VECTADDR6 (*((const void* volatile*)(0x38E01118)))
|
|
|
198 |
#define VIC1VECTADDR7 (*((const void* volatile*)(0x38E0111C)))
|
|
|
199 |
#define VIC1VECTADDR8 (*((const void* volatile*)(0x38E01120)))
|
|
|
200 |
#define VIC1VECTADDR9 (*((const void* volatile*)(0x38E01124)))
|
|
|
201 |
#define VIC1VECTADDR10 (*((const void* volatile*)(0x38E01128)))
|
|
|
202 |
#define VIC1VECTADDR11 (*((const void* volatile*)(0x38E0112C)))
|
|
|
203 |
#define VIC1VECTADDR12 (*((const void* volatile*)(0x38E01130)))
|
|
|
204 |
#define VIC1VECTADDR13 (*((const void* volatile*)(0x38E01134)))
|
|
|
205 |
#define VIC1VECTADDR14 (*((const void* volatile*)(0x38E01138)))
|
|
|
206 |
#define VIC1VECTADDR15 (*((const void* volatile*)(0x38E0113C)))
|
|
|
207 |
#define VIC1VECTADDR16 (*((const void* volatile*)(0x38E01140)))
|
|
|
208 |
#define VIC1VECTADDR17 (*((const void* volatile*)(0x38E01144)))
|
|
|
209 |
#define VIC1VECTADDR18 (*((const void* volatile*)(0x38E01148)))
|
|
|
210 |
#define VIC1VECTADDR19 (*((const void* volatile*)(0x38E0114C)))
|
|
|
211 |
#define VIC1VECTADDR20 (*((const void* volatile*)(0x38E01150)))
|
|
|
212 |
#define VIC1VECTADDR21 (*((const void* volatile*)(0x38E01154)))
|
|
|
213 |
#define VIC1VECTADDR22 (*((const void* volatile*)(0x38E01158)))
|
|
|
214 |
#define VIC1VECTADDR23 (*((const void* volatile*)(0x38E0115C)))
|
|
|
215 |
#define VIC1VECTADDR24 (*((const void* volatile*)(0x38E01160)))
|
|
|
216 |
#define VIC1VECTADDR25 (*((const void* volatile*)(0x38E01164)))
|
|
|
217 |
#define VIC1VECTADDR26 (*((const void* volatile*)(0x38E01168)))
|
|
|
218 |
#define VIC1VECTADDR27 (*((const void* volatile*)(0x38E0116C)))
|
|
|
219 |
#define VIC1VECTADDR28 (*((const void* volatile*)(0x38E01170)))
|
|
|
220 |
#define VIC1VECTADDR29 (*((const void* volatile*)(0x38E01174)))
|
|
|
221 |
#define VIC1VECTADDR30 (*((const void* volatile*)(0x38E01178)))
|
|
|
222 |
#define VIC1VECTADDR31 (*((const void* volatile*)(0x38E0117C)))
|
|
|
223 |
#define VIC1VECTPRIORITY(i) (*((uint32_t volatile*)(0x38E01200 + 4 * (i))))
|
|
|
224 |
#define VIC1VECTPRIORITY0 (*((uint32_t volatile*)(0x38E01200)))
|
|
|
225 |
#define VIC1VECTPRIORITY1 (*((uint32_t volatile*)(0x38E01204)))
|
|
|
226 |
#define VIC1VECTPRIORITY2 (*((uint32_t volatile*)(0x38E01208)))
|
|
|
227 |
#define VIC1VECTPRIORITY3 (*((uint32_t volatile*)(0x38E0120C)))
|
|
|
228 |
#define VIC1VECTPRIORITY4 (*((uint32_t volatile*)(0x38E01210)))
|
|
|
229 |
#define VIC1VECTPRIORITY5 (*((uint32_t volatile*)(0x38E01214)))
|
|
|
230 |
#define VIC1VECTPRIORITY6 (*((uint32_t volatile*)(0x38E01218)))
|
|
|
231 |
#define VIC1VECTPRIORITY7 (*((uint32_t volatile*)(0x38E0121C)))
|
|
|
232 |
#define VIC1VECTPRIORITY8 (*((uint32_t volatile*)(0x38E01220)))
|
|
|
233 |
#define VIC1VECTPRIORITY9 (*((uint32_t volatile*)(0x38E01224)))
|
|
|
234 |
#define VIC1VECTPRIORITY10 (*((uint32_t volatile*)(0x38E01228)))
|
|
|
235 |
#define VIC1VECTPRIORITY11 (*((uint32_t volatile*)(0x38E0122C)))
|
|
|
236 |
#define VIC1VECTPRIORITY12 (*((uint32_t volatile*)(0x38E01230)))
|
|
|
237 |
#define VIC1VECTPRIORITY13 (*((uint32_t volatile*)(0x38E01234)))
|
|
|
238 |
#define VIC1VECTPRIORITY14 (*((uint32_t volatile*)(0x38E01238)))
|
|
|
239 |
#define VIC1VECTPRIORITY15 (*((uint32_t volatile*)(0x38E0123C)))
|
|
|
240 |
#define VIC1VECTPRIORITY16 (*((uint32_t volatile*)(0x38E01240)))
|
|
|
241 |
#define VIC1VECTPRIORITY17 (*((uint32_t volatile*)(0x38E01244)))
|
|
|
242 |
#define VIC1VECTPRIORITY18 (*((uint32_t volatile*)(0x38E01248)))
|
|
|
243 |
#define VIC1VECTPRIORITY19 (*((uint32_t volatile*)(0x38E0124C)))
|
|
|
244 |
#define VIC1VECTPRIORITY20 (*((uint32_t volatile*)(0x38E01250)))
|
|
|
245 |
#define VIC1VECTPRIORITY21 (*((uint32_t volatile*)(0x38E01254)))
|
|
|
246 |
#define VIC1VECTPRIORITY22 (*((uint32_t volatile*)(0x38E01258)))
|
|
|
247 |
#define VIC1VECTPRIORITY23 (*((uint32_t volatile*)(0x38E0125C)))
|
|
|
248 |
#define VIC1VECTPRIORITY24 (*((uint32_t volatile*)(0x38E01260)))
|
|
|
249 |
#define VIC1VECTPRIORITY25 (*((uint32_t volatile*)(0x38E01264)))
|
|
|
250 |
#define VIC1VECTPRIORITY26 (*((uint32_t volatile*)(0x38E01268)))
|
|
|
251 |
#define VIC1VECTPRIORITY27 (*((uint32_t volatile*)(0x38E0126C)))
|
|
|
252 |
#define VIC1VECTPRIORITY28 (*((uint32_t volatile*)(0x38E01270)))
|
|
|
253 |
#define VIC1VECTPRIORITY29 (*((uint32_t volatile*)(0x38E01274)))
|
|
|
254 |
#define VIC1VECTPRIORITY30 (*((uint32_t volatile*)(0x38E01278)))
|
|
|
255 |
#define VIC1VECTPRIORITY31 (*((uint32_t volatile*)(0x38E0127C)))
|
|
|
256 |
#define VIC1ADDRESS (*((void* volatile*)(0x38E01F00)))
|
|
|
257 |
|
|
|
258 |
|
|
|
259 |
/////GPIO/////
|
|
|
260 |
#define PCON(i) (*((uint32_t volatile*)(0x3cf00000 + ((i) << 5))))
|
|
|
261 |
#define PDAT(i) (*((uint32_t volatile*)(0x3cf00004 + ((i) << 5))))
|
|
|
262 |
#define PUNA(i) (*((uint32_t volatile*)(0x3cf00008 + ((i) << 5))))
|
|
|
263 |
#define PUNB(i) (*((uint32_t volatile*)(0x3cf0000c + ((i) << 5))))
|
|
|
264 |
#define PCON0 (*((uint32_t volatile*)(0x3cf00000)))
|
|
|
265 |
#define PDAT0 (*((uint32_t volatile*)(0x3cf00004)))
|
|
|
266 |
#define PCON1 (*((uint32_t volatile*)(0x3cf00020)))
|
|
|
267 |
#define PDAT1 (*((uint32_t volatile*)(0x3cf00024)))
|
|
|
268 |
#define PCON2 (*((uint32_t volatile*)(0x3cf00040)))
|
|
|
269 |
#define PDAT2 (*((uint32_t volatile*)(0x3cf00044)))
|
|
|
270 |
#define PCON3 (*((uint32_t volatile*)(0x3cf00060)))
|
|
|
271 |
#define PDAT3 (*((uint32_t volatile*)(0x3cf00064)))
|
|
|
272 |
#define PCON4 (*((uint32_t volatile*)(0x3cf00080)))
|
|
|
273 |
#define PDAT4 (*((uint32_t volatile*)(0x3cf00084)))
|
|
|
274 |
#define PCON5 (*((uint32_t volatile*)(0x3cf000a0)))
|
|
|
275 |
#define PDAT5 (*((uint32_t volatile*)(0x3cf000a4)))
|
|
|
276 |
#define PCON6 (*((uint32_t volatile*)(0x3cf000c0)))
|
|
|
277 |
#define PDAT6 (*((uint32_t volatile*)(0x3cf000c4)))
|
|
|
278 |
#define PCON7 (*((uint32_t volatile*)(0x3cf000e0)))
|
|
|
279 |
#define PDAT7 (*((uint32_t volatile*)(0x3cf000e4)))
|
|
|
280 |
#define PCON8 (*((uint32_t volatile*)(0x3cf00100)))
|
|
|
281 |
#define PDAT8 (*((uint32_t volatile*)(0x3cf00104)))
|
|
|
282 |
#define PCON9 (*((uint32_t volatile*)(0x3cf00120)))
|
|
|
283 |
#define PDAT9 (*((uint32_t volatile*)(0x3cf00124)))
|
|
|
284 |
#define PCONA (*((uint32_t volatile*)(0x3cf00140)))
|
|
|
285 |
#define PDATA (*((uint32_t volatile*)(0x3cf00144)))
|
|
|
286 |
#define PCONB (*((uint32_t volatile*)(0x3cf00160)))
|
|
|
287 |
#define PDATB (*((uint32_t volatile*)(0x3cf00164)))
|
|
|
288 |
#define PCONC (*((uint32_t volatile*)(0x3cf00180)))
|
|
|
289 |
#define PDATC (*((uint32_t volatile*)(0x3cf00184)))
|
|
|
290 |
#define PCOND (*((uint32_t volatile*)(0x3cf001a0)))
|
|
|
291 |
#define PDATD (*((uint32_t volatile*)(0x3cf001a4)))
|
|
|
292 |
#define PCONE (*((uint32_t volatile*)(0x3cf001c0)))
|
|
|
293 |
#define PDATE (*((uint32_t volatile*)(0x3cf001c4)))
|
|
|
294 |
#define PCONF (*((uint32_t volatile*)(0x3cf001e0)))
|
|
|
295 |
#define PDATF (*((uint32_t volatile*)(0x3cf001e4)))
|
|
|
296 |
#define GPIOCMD (*((uint32_t volatile*)(0x3cf00200)))
|
|
|
297 |
|
|
|
298 |
|
|
|
299 |
/////SPI/////
|
|
|
300 |
#define SPIBASE(i) ((i) == 2 ? 0x3d200000 : \
|
|
|
301 |
(i) == 1 ? 0x3ce00000 : \
|
|
|
302 |
0x3c300000)
|
|
|
303 |
#define SPICLKGATE(i) ((i) == 2 ? 0x2f : \
|
|
|
304 |
(i) == 1 ? 0x2b : \
|
|
|
305 |
0x22)
|
|
|
306 |
#define SPIDMA(i) ((i) == 2 ? 0xd : \
|
|
|
307 |
(i) == 1 ? 0xf : \
|
|
|
308 |
0x5)
|
|
|
309 |
#define SPICTRL(i) (*((uint32_t volatile*)(SPIBASE(i))))
|
|
|
310 |
#define SPISETUP(i) (*((uint32_t volatile*)(SPIBASE(i) + 0x4)))
|
|
|
311 |
#define SPISTATUS(i) (*((uint32_t volatile*)(SPIBASE(i) + 0x8)))
|
|
|
312 |
#define SPIUNKREG1(i) (*((uint32_t volatile*)(SPIBASE(i) + 0xc)))
|
|
|
313 |
#define SPITXDATA(i) (*((uint32_t volatile*)(SPIBASE(i) + 0x10)))
|
|
|
314 |
#define SPIRXDATA(i) (*((uint32_t volatile*)(SPIBASE(i) + 0x20)))
|
|
|
315 |
#define SPICLKDIV(i) (*((uint32_t volatile*)(SPIBASE(i) + 0x30)))
|
|
|
316 |
#define SPIRXLIMIT(i) (*((uint32_t volatile*)(SPIBASE(i) + 0x34)))
|
|
|
317 |
#define SPIUNKREG3(i) (*((uint32_t volatile*)(SPIBASE(i) + 0x38)))
|
|
|
318 |
|
|
|
319 |
|
|
|
320 |
/////AES/////
|
|
|
321 |
#define AESCONTROL (*((uint32_t volatile*)(0x38c00000)))
|
|
|
322 |
#define AESGO (*((uint32_t volatile*)(0x38c00004)))
|
|
|
323 |
#define AESUNKREG0 (*((uint32_t volatile*)(0x38c00008)))
|
|
|
324 |
#define AESSTATUS (*((uint32_t volatile*)(0x38c0000c)))
|
|
|
325 |
#define AESUNKREG1 (*((uint32_t volatile*)(0x38c00010)))
|
|
|
326 |
#define AESKEYLEN (*((uint32_t volatile*)(0x38c00014)))
|
|
|
327 |
#define AESOUTSIZE (*((uint32_t volatile*)(0x38c00018)))
|
|
|
328 |
#define AESOUTADDR (*((void* volatile*)(0x38c00020)))
|
|
|
329 |
#define AESINSIZE (*((uint32_t volatile*)(0x38c00024)))
|
|
|
330 |
#define AESINADDR (*((const void* volatile*)(0x38c00028)))
|
|
|
331 |
#define AESAUXSIZE (*((uint32_t volatile*)(0x38c0002c)))
|
|
|
332 |
#define AESAUXADDR (*((void* volatile*)(0x38c00030)))
|
|
|
333 |
#define AESSIZE3 (*((uint32_t volatile*)(0x38c00034)))
|
|
|
334 |
#define AESKEY ((uint32_t volatile*)(0x38c0004c))
|
|
|
335 |
#define AESTYPE (*((uint32_t volatile*)(0x38c0006c)))
|
|
|
336 |
#define AESIV ((uint32_t volatile*)(0x38c00074))
|
|
|
337 |
#define AESTYPE2 (*((uint32_t volatile*)(0x38c00088)))
|
|
|
338 |
#define AESUNKREG2 (*((uint32_t volatile*)(0x38c0008c)))
|
|
|
339 |
|
|
|
340 |
|
|
|
341 |
/////SHA1/////
|
|
|
342 |
#define SHA1CONFIG (*((uint32_t volatile*)(0x38000000)))
|
|
|
343 |
#define SHA1RESET (*((uint32_t volatile*)(0x38000004)))
|
|
|
344 |
#define SHA1RESULT ((uint32_t volatile*)(0x38000020))
|
|
|
345 |
#define SHA1DATAIN ((uint32_t volatile*)(0x38000040))
|
|
|
346 |
|
|
|
347 |
|
|
|
348 |
/////DMA/////
|
|
|
349 |
#ifndef ASM_FILE
|
|
|
350 |
struct dma_lli
|
|
|
351 |
{
|
|
|
352 |
void* srcaddr;
|
|
|
353 |
void* dstaddr;
|
|
|
354 |
const struct dma_lli* nextlli;
|
|
|
355 |
uint32_t control;
|
|
|
356 |
};
|
|
|
357 |
#endif
|
|
|
358 |
#define DMACINTSTS(d) (*((uint32_t volatile*)(0x38200000 + 0x1700000 * (d))))
|
|
|
359 |
#define DMACINTTCSTS(d) (*((uint32_t volatile*)(0x38200004 + 0x1700000 * (d))))
|
|
|
360 |
#define DMACINTTCCLR(d) (*((uint32_t volatile*)(0x38200008 + 0x1700000 * (d))))
|
|
|
361 |
#define DMACINTERRSTS(d) (*((uint32_t volatile*)(0x3820000c + 0x1700000 * (d))))
|
|
|
362 |
#define DMACINTERRCLR(d) (*((uint32_t volatile*)(0x38200010 + 0x1700000 * (d))))
|
|
|
363 |
#define DMACRAWINTTCSTS(d) (*((uint32_t volatile*)(0x38200014 + 0x1700000 * (d))))
|
|
|
364 |
#define DMACRAWINTERRSTS(d) (*((uint32_t volatile*)(0x38200018 + 0x1700000 * (d))))
|
|
|
365 |
#define DMACENABLEDCHANS(d) (*((uint32_t volatile*)(0x3820001c + 0x1700000 * (d))))
|
|
|
366 |
#define DMACSOFTBREQ(d) (*((uint32_t volatile*)(0x38200020 + 0x1700000 * (d))))
|
|
|
367 |
#define DMACSOFTSREQ(d) (*((uint32_t volatile*)(0x38200024 + 0x1700000 * (d))))
|
|
|
368 |
#define DMACSOFTLBREQ(d) (*((uint32_t volatile*)(0x38200028 + 0x1700000 * (d))))
|
|
|
369 |
#define DMACSOFTLSREQ(d) (*((uint32_t volatile*)(0x3820002c + 0x1700000 * (d))))
|
|
|
370 |
#define DMACCONFIG(d) (*((uint32_t volatile*)(0x38200030 + 0x1700000 * (d))))
|
|
|
371 |
#define DMACSYNC(d) (*((uint32_t volatile*)(0x38200034 + 0x1700000 * (d))))
|
|
|
372 |
#define DMACCLLI(d, c) (*((struct dma_lli volatile*)(0x38200100 + 0x1700000 * (d) + 0x20 * (c))))
|
|
|
373 |
#define DMACCSRCADDR(d, c) (*((const void* volatile*)(0x38200100 + 0x1700000 * (d) + 0x20 * (c))))
|
|
|
374 |
#define DMACCDESTADDR(d, c) (*((void* volatile*)(0x38200104 + 0x1700000 * (d) + 0x20 * (c))))
|
|
|
375 |
#define DMACCNEXTLLI(d, c) (*((const void* volatile*)(0x38200108 + 0x1700000 * (d) + 0x20 * (c))))
|
|
|
376 |
#define DMACCCONTROL(d, c) (*((uint32_t volatile*)(0x3820010c + 0x1700000 * (d) + 0x20 * (c))))
|
|
|
377 |
#define DMACCCONFIG(d, c) (*((uint32_t volatile*)(0x38200110 + 0x1700000 * (d) + 0x20 * (c))))
|
|
|
378 |
#define DMAC0INTSTS (*((uint32_t volatile*)(0x38200000)))
|
|
|
379 |
#define DMAC0INTTCSTS (*((uint32_t volatile*)(0x38200004)))
|
|
|
380 |
#define DMAC0INTTCCLR (*((uint32_t volatile*)(0x38200008)))
|
|
|
381 |
#define DMAC0INTERRSTS (*((uint32_t volatile*)(0x3820000c)))
|
|
|
382 |
#define DMAC0INTERRCLR (*((uint32_t volatile*)(0x38200010)))
|
|
|
383 |
#define DMAC0RAWINTTCSTS (*((uint32_t volatile*)(0x38200014)))
|
|
|
384 |
#define DMAC0RAWINTERRSTS (*((uint32_t volatile*)(0x38200018)))
|
|
|
385 |
#define DMAC0ENABLEDCHANS (*((uint32_t volatile*)(0x3820001c)))
|
|
|
386 |
#define DMAC0SOFTBREQ (*((uint32_t volatile*)(0x38200020)))
|
|
|
387 |
#define DMAC0SOFTSREQ (*((uint32_t volatile*)(0x38200024)))
|
|
|
388 |
#define DMAC0SOFTLBREQ (*((uint32_t volatile*)(0x38200028)))
|
|
|
389 |
#define DMAC0SOFTLSREQ (*((uint32_t volatile*)(0x3820002c)))
|
|
|
390 |
#define DMAC0CONFIG (*((uint32_t volatile*)(0x38200030)))
|
|
|
391 |
#define DMAC0SYNC (*((uint32_t volatile*)(0x38200034)))
|
|
|
392 |
#define DMAC0CLLI(c) (*((struct dma_lli volatile*)(0x38200100 + 0x20 * (c))))
|
|
|
393 |
#define DMAC0CSRCADDR(c) (*((const void* volatile*)(0x38200100 + 0x20 * (c))))
|
|
|
394 |
#define DMAC0CDESTADDR(c) (*((void* volatile*)(0x38200104 + 0x20 * (c))))
|
|
|
395 |
#define DMAC0CNEXTLLI(c) (*((const void* volatile*)(0x38200108 + 0x20 * (c))))
|
|
|
396 |
#define DMAC0CCONTROL(c) (*((uint32_t volatile*)(0x3820010c + 0x20 * (c))))
|
|
|
397 |
#define DMAC0CCONFIG(c) (*((uint32_t volatile*)(0x38200110 + 0x20 * (c))))
|
|
|
398 |
#define DMAC0C0LLI (*((struct dma_lli volatile*)(0x38200100)))
|
|
|
399 |
#define DMAC0C0SRCADDR (*((const void* volatile*)(0x38200100)))
|
|
|
400 |
#define DMAC0C0DESTADDR (*((void* volatile*)(0x38200104)))
|
|
|
401 |
#define DMAC0C0NEXTLLI (*((const struct dma_lli* volatile*)(0x38200108)))
|
|
|
402 |
#define DMAC0C0CONTROL (*((uint32_t volatile*)(0x3820010c)))
|
|
|
403 |
#define DMAC0C0CONFIG (*((uint32_t volatile*)(0x38200110)))
|
|
|
404 |
#define DMAC0C1LLI (*((struct dma_lli volatile*)(0x38200120)))
|
|
|
405 |
#define DMAC0C1SRCADDR (*((const void* volatile*)(0x38200120)))
|
|
|
406 |
#define DMAC0C1DESTADDR (*((void* volatile*)(0x38200124)))
|
|
|
407 |
#define DMAC0C1NEXTLLI (*((const struct dma_lli* volatile*)(0x38200128)))
|
|
|
408 |
#define DMAC0C1CONTROL (*((uint32_t volatile*)(0x3820012c)))
|
|
|
409 |
#define DMAC0C1CONFIG (*((uint32_t volatile*)(0x38200130)))
|
|
|
410 |
#define DMAC0C2LLI (*((struct dma_lli volatile*)(0x38200140)))
|
|
|
411 |
#define DMAC0C2SRCADDR (*((const void* volatile*)(0x38200140)))
|
|
|
412 |
#define DMAC0C2DESTADDR (*((void* volatile*)(0x38200144)))
|
|
|
413 |
#define DMAC0C2NEXTLLI (*((const struct dma_lli* volatile*)(0x38200148)))
|
|
|
414 |
#define DMAC0C2CONTROL (*((uint32_t volatile*)(0x3820014c)))
|
|
|
415 |
#define DMAC0C2CONFIG (*((uint32_t volatile*)(0x38200150)))
|
|
|
416 |
#define DMAC0C3LLI (*((struct dma_lli volatile*)(0x38200160)))
|
|
|
417 |
#define DMAC0C3SRCADDR (*((const void* volatile*)(0x38200160)))
|
|
|
418 |
#define DMAC0C3DESTADDR (*((void* volatile*)(0x38200164)))
|
|
|
419 |
#define DMAC0C3NEXTLLI (*((const struct dma_lli* volatile*)(0x38200168)))
|
|
|
420 |
#define DMAC0C3CONTROL (*((uint32_t volatile*)(0x3820016c)))
|
|
|
421 |
#define DMAC0C3CONFIG (*((uint32_t volatile*)(0x38200170)))
|
|
|
422 |
#define DMAC0C4LLI (*((struct dma_lli volatile*)(0x38200180)))
|
|
|
423 |
#define DMAC0C4SRCADDR (*((const void* volatile*)(0x38200180)))
|
|
|
424 |
#define DMAC0C4DESTADDR (*((void* volatile*)(0x38200184)))
|
|
|
425 |
#define DMAC0C4NEXTLLI (*((const struct dma_lli* volatile*)(0x38200188)))
|
|
|
426 |
#define DMAC0C4CONTROL (*((uint32_t volatile*)(0x3820018c)))
|
|
|
427 |
#define DMAC0C4CONFIG (*((uint32_t volatile*)(0x38200190)))
|
|
|
428 |
#define DMAC0C5LLI (*((struct dma_lli volatile*)(0x382001a0)))
|
|
|
429 |
#define DMAC0C5SRCADDR (*((const void* volatile*)(0x382001a0)))
|
|
|
430 |
#define DMAC0C5DESTADDR (*((void* volatile*)(0x382001a4)))
|
|
|
431 |
#define DMAC0C5NEXTLLI (*((const struct dma_lli* volatile*)(0x382001a8)))
|
|
|
432 |
#define DMAC0C5CONTROL (*((uint32_t volatile*)(0x382001ac)))
|
|
|
433 |
#define DMAC0C5CONFIG (*((uint32_t volatile*)(0x382001b0)))
|
|
|
434 |
#define DMAC0C6LLI (*((struct dma_lli volatile*)(0x382001c0)))
|
|
|
435 |
#define DMAC0C6SRCADDR (*((const void* volatile*)(0x382001c0)))
|
|
|
436 |
#define DMAC0C6DESTADDR (*((void* volatile*)(0x382001c4)))
|
|
|
437 |
#define DMAC0C6NEXTLLI (*((const struct dma_lli* volatile*)(0x382001c8)))
|
|
|
438 |
#define DMAC0C6CONTROL (*((uint32_t volatile*)(0x382001cc)))
|
|
|
439 |
#define DMAC0C6CONFIG (*((uint32_t volatile*)(0x382001d0)))
|
|
|
440 |
#define DMAC0C7LLI (*((struct dma_lli volatile*)(0x382001e0)))
|
|
|
441 |
#define DMAC0C7SRCADDR (*((const void* volatile*)(0x382001e0)))
|
|
|
442 |
#define DMAC0C7DESTADDR (*((void* volatile*)(0x382001e4)))
|
|
|
443 |
#define DMAC0C7NEXTLLI (*((const struct dma_lli* volatile*)(0x382001e8)))
|
|
|
444 |
#define DMAC0C7CONTROL (*((uint32_t volatile*)(0x382001ec)))
|
|
|
445 |
#define DMAC0C7CONFIG (*((uint32_t volatile*)(0x382001f0)))
|
|
|
446 |
#define DMAC1INTSTS (*((uint32_t volatile*)(0x39900000)))
|
|
|
447 |
#define DMAC1INTTCSTS (*((uint32_t volatile*)(0x39900004)))
|
|
|
448 |
#define DMAC1INTTCCLR (*((uint32_t volatile*)(0x39900008)))
|
|
|
449 |
#define DMAC1INTERRSTS (*((uint32_t volatile*)(0x3990000c)))
|
|
|
450 |
#define DMAC1INTERRCLR (*((uint32_t volatile*)(0x39900010)))
|
|
|
451 |
#define DMAC1RAWINTTCSTS (*((uint32_t volatile*)(0x39900014)))
|
|
|
452 |
#define DMAC1RAWINTERRSTS (*((uint32_t volatile*)(0x39900018)))
|
|
|
453 |
#define DMAC1ENABLEDCHANS (*((uint32_t volatile*)(0x3990001c)))
|
|
|
454 |
#define DMAC1SOFTBREQ (*((uint32_t volatile*)(0x39900020)))
|
|
|
455 |
#define DMAC1SOFTSREQ (*((uint32_t volatile*)(0x39900024)))
|
|
|
456 |
#define DMAC1SOFTLBREQ (*((uint32_t volatile*)(0x39900028)))
|
|
|
457 |
#define DMAC1SOFTLSREQ (*((uint32_t volatile*)(0x3990002c)))
|
|
|
458 |
#define DMAC1CONFIG (*((uint32_t volatile*)(0x39900030)))
|
|
|
459 |
#define DMAC1SYNC (*((uint32_t volatile*)(0x39900034)))
|
|
|
460 |
#define DMAC1CLLI(c) (*((struct dma_lli volatile*)(0x39900100 + 0x20 * (c))))
|
|
|
461 |
#define DMAC1CSRCADDR(c) (*((const void* volatile*)(0x39900100 + 0x20 * (c))))
|
|
|
462 |
#define DMAC1CDESTADDR(c) (*((void* volatile*)(0x39900104 + 0x20 * (c))))
|
|
|
463 |
#define DMAC1CNEXTLLI(c) (*((const void* volatile*)(0x39900108 + 0x20 * (c))))
|
|
|
464 |
#define DMAC1CCONTROL(c) (*((uint32_t volatile*)(0x3990010c + 0x20 * (c))))
|
|
|
465 |
#define DMAC1CCONFIG(c) (*((uint32_t volatile*)(0x39900110 + 0x20 * (c))))
|
|
|
466 |
#define DMAC1C0LLI (*((struct dma_lli volatile*)(0x39900100)))
|
|
|
467 |
#define DMAC1C0SRCADDR (*((const void* volatile*)(0x39900100)))
|
|
|
468 |
#define DMAC1C0DESTADDR (*((void* volatile*)(0x39900104)))
|
|
|
469 |
#define DMAC1C0NEXTLLI (*((const struct dma_lli* volatile*)(0x39900108)))
|
|
|
470 |
#define DMAC1C0CONTROL (*((uint32_t volatile*)(0x3990010c)))
|
|
|
471 |
#define DMAC1C0CONFIG (*((uint32_t volatile*)(0x39900110)))
|
|
|
472 |
#define DMAC1C1LLI (*((struct dma_lli volatile*)(0x39900120)))
|
|
|
473 |
#define DMAC1C1SRCADDR (*((const void* volatile*)(0x39900120)))
|
|
|
474 |
#define DMAC1C1DESTADDR (*((void* volatile*)(0x39900124)))
|
|
|
475 |
#define DMAC1C1NEXTLLI (*((const struct dma_lli* volatile*)(0x39900128)))
|
|
|
476 |
#define DMAC1C1CONTROL (*((uint32_t volatile*)(0x3990012c)))
|
|
|
477 |
#define DMAC1C1CONFIG (*((uint32_t volatile*)(0x39900130)))
|
|
|
478 |
#define DMAC1C2LLI (*((struct dma_lli volatile*)(0x39900140)))
|
|
|
479 |
#define DMAC1C2SRCADDR (*((const void* volatile*)(0x39900140)))
|
|
|
480 |
#define DMAC1C2DESTADDR (*((void* volatile*)(0x39900144)))
|
|
|
481 |
#define DMAC1C2NEXTLLI (*((const struct dma_lli* volatile*)(0x39900148)))
|
|
|
482 |
#define DMAC1C2CONTROL (*((uint32_t volatile*)(0x3990014c)))
|
|
|
483 |
#define DMAC1C2CONFIG (*((uint32_t volatile*)(0x39900150)))
|
|
|
484 |
#define DMAC1C3LLI (*((struct dma_lli volatile*)(0x39900160)))
|
|
|
485 |
#define DMAC1C3SRCADDR (*((const void* volatile*)(0x39900160)))
|
|
|
486 |
#define DMAC1C3DESTADDR (*((void* volatile*)(0x39900164)))
|
|
|
487 |
#define DMAC1C3NEXTLLI (*((volatile void**)(0x39900168)))
|
|
|
488 |
#define DMAC1C3CONTROL (*((uint32_t volatile*)(0x3990016c)))
|
|
|
489 |
#define DMAC1C3CONFIG (*((uint32_t volatile*)(0x39900170)))
|
|
|
490 |
#define DMAC1C4LLI (*((struct dma_lli volatile*)(0x39900180)))
|
|
|
491 |
#define DMAC1C4SRCADDR (*((const void* volatile*)(0x39900180)))
|
|
|
492 |
#define DMAC1C4DESTADDR (*((void* volatile*)(0x39900184)))
|
|
|
493 |
#define DMAC1C4NEXTLLI (*((const struct dma_lli* volatile*)(0x39900188)))
|
|
|
494 |
#define DMAC1C4CONTROL (*((uint32_t volatile*)(0x3990018c)))
|
|
|
495 |
#define DMAC1C4CONFIG (*((uint32_t volatile*)(0x39900190)))
|
|
|
496 |
#define DMAC1C5LLI (*((struct dma_lli volatile*)(0x399001a0)))
|
|
|
497 |
#define DMAC1C5SRCADDR (*((const void* volatile*)(0x399001a0)))
|
|
|
498 |
#define DMAC1C5DESTADDR (*((void* volatile*)(0x399001a4)))
|
|
|
499 |
#define DMAC1C5NEXTLLI (*((const struct dma_lli* volatile*)(0x399001a8)))
|
|
|
500 |
#define DMAC1C5CONTROL (*((uint32_t volatile*)(0x399001ac)))
|
|
|
501 |
#define DMAC1C5CONFIG (*((uint32_t volatile*)(0x399001b0)))
|
|
|
502 |
#define DMAC1C6LLI (*((struct dma_lli volatile*)(0x399001c0)))
|
|
|
503 |
#define DMAC1C6SRCADDR (*((const void* volatile*)(0x399001c0)))
|
|
|
504 |
#define DMAC1C6DESTADDR (*((void* volatile*)(0x399001c4)))
|
|
|
505 |
#define DMAC1C6NEXTLLI (*((const struct dma_lli* volatile*)(0x399001c8)))
|
|
|
506 |
#define DMAC1C6CONTROL (*((uint32_t volatile*)(0x399001cc)))
|
|
|
507 |
#define DMAC1C6CONFIG (*((uint32_t volatile*)(0x399001d0)))
|
|
|
508 |
#define DMAC1C7LLI (*((struct dma_lli volatile*)(0x399001e0)))
|
|
|
509 |
#define DMAC1C7SRCADDR (*((const void* volatile*)(0x399001e0)))
|
|
|
510 |
#define DMAC1C7DESTADDR (*((void* volatile*)(0x399001e4)))
|
|
|
511 |
#define DMAC1C7NEXTLLI (*((const struct dma_lli* volatile*)(0x399001e8)))
|
|
|
512 |
#define DMAC1C7CONTROL (*((uint32_t volatile*)(0x399001ec)))
|
|
|
513 |
#define DMAC1C7CONFIG (*((uint32_t volatile*)(0x399001f0)))
|
|
|
514 |
|
|
|
515 |
|
|
|
516 |
/////LCD/////
|
|
|
517 |
#define LCDCON (*((uint32_t volatile*)(0x38300000)))
|
|
|
518 |
#define LCDWCMD (*((uint32_t volatile*)(0x38300004)))
|
|
|
519 |
#define LCDPHTIME (*((uint32_t volatile*)(0x38300010)))
|
|
|
520 |
#define LCDSTATUS (*((uint32_t volatile*)(0x3830001c)))
|
|
|
521 |
#define LCDWDATA (*((uint32_t volatile*)(0x38300040)))
|
|
|
522 |
#if defined(SOC_S5L8720)
|
|
|
523 |
#define LCDCON_INITVALUE 0x81100db8
|
|
|
524 |
#else
|
|
|
525 |
#define LCDCON_INITVALUE 0x80100db0
|
|
|
526 |
#endif
|
|
|
527 |
|
|
|
528 |
#ifdef SOC_S5L8702
|
|
|
529 |
/////ATA/////
|
|
|
530 |
#define ATA_CONTROL (*((uint32_t volatile*)(0x38700000)))
|
|
|
531 |
#define ATA_STATUS (*((uint32_t volatile*)(0x38700004)))
|
|
|
532 |
#define ATA_COMMAND (*((uint32_t volatile*)(0x38700008)))
|
|
|
533 |
#define ATA_SWRST (*((uint32_t volatile*)(0x3870000c)))
|
|
|
534 |
#define ATA_IRQ (*((uint32_t volatile*)(0x38700010)))
|
|
|
535 |
#define ATA_IRQ_MASK (*((uint32_t volatile*)(0x38700014)))
|
|
|
536 |
#define ATA_CFG (*((uint32_t volatile*)(0x38700018)))
|
|
|
537 |
#define ATA_MDMA_TIME (*((uint32_t volatile*)(0x38700028)))
|
|
|
538 |
#define ATA_PIO_TIME (*((uint32_t volatile*)(0x3870002c)))
|
|
|
539 |
#define ATA_UDMA_TIME (*((uint32_t volatile*)(0x38700030)))
|
|
|
540 |
#define ATA_XFR_NUM (*((uint32_t volatile*)(0x38700034)))
|
|
|
541 |
#define ATA_XFR_CNT (*((uint32_t volatile*)(0x38700038)))
|
|
|
542 |
#define ATA_TBUF_START (*((void* volatile*)(0x3870003c)))
|
|
|
543 |
#define ATA_TBUF_SIZE (*((uint32_t volatile*)(0x38700040)))
|
|
|
544 |
#define ATA_SBUF_START (*((void* volatile*)(0x38700044)))
|
|
|
545 |
#define ATA_SBUF_SIZE (*((uint32_t volatile*)(0x38700048)))
|
|
|
546 |
#define ATA_CADR_TBUF (*((void* volatile*)(0x3870004c)))
|
|
|
547 |
#define ATA_CADR_SBUF (*((void* volatile*)(0x38700050)))
|
|
|
548 |
#define ATA_PIO_DTR (*((uint32_t volatile*)(0x38700054)))
|
|
|
549 |
#define ATA_PIO_FED (*((uint32_t volatile*)(0x38700058)))
|
|
|
550 |
#define ATA_PIO_SCR (*((uint32_t volatile*)(0x3870005c)))
|
|
|
551 |
#define ATA_PIO_LLR (*((uint32_t volatile*)(0x38700060)))
|
|
|
552 |
#define ATA_PIO_LMR (*((uint32_t volatile*)(0x38700064)))
|
|
|
553 |
#define ATA_PIO_LHR (*((uint32_t volatile*)(0x38700068)))
|
|
|
554 |
#define ATA_PIO_DVR (*((uint32_t volatile*)(0x3870006c)))
|
|
|
555 |
#define ATA_PIO_CSD (*((uint32_t volatile*)(0x38700070)))
|
|
|
556 |
#define ATA_PIO_DAD (*((uint32_t volatile*)(0x38700074)))
|
|
|
557 |
#define ATA_PIO_READY (*((uint32_t volatile*)(0x38700078)))
|
|
|
558 |
#define ATA_PIO_RDATA (*((uint32_t volatile*)(0x3870007c)))
|
|
|
559 |
#define ATA_BUS_FIFO_STATUS (*((uint32_t volatile*)(0x38700080)))
|
|
|
560 |
#define ATA_FIFO_STATUS (*((uint32_t volatile*)(0x38700084)))
|
|
|
561 |
#define ATA_DMA_ADDR (*((void* volatile*)(0x38700088)))
|
|
|
562 |
|
|
|
563 |
|
|
|
564 |
/////SDCI/////
|
|
|
565 |
#define SDCI_CTRL (*((uint32_t volatile*)(0x38b00000)))
|
|
|
566 |
#define SDCI_DCTRL (*((uint32_t volatile*)(0x38b00004)))
|
|
|
567 |
#define SDCI_CMD (*((uint32_t volatile*)(0x38b00008)))
|
|
|
568 |
#define SDCI_ARGU (*((uint32_t volatile*)(0x38b0000c)))
|
|
|
569 |
#define SDCI_STATE (*((uint32_t volatile*)(0x38b00010)))
|
|
|
570 |
#define SDCI_STAC (*((uint32_t volatile*)(0x38b00014)))
|
|
|
571 |
#define SDCI_DSTA (*((uint32_t volatile*)(0x38b00018)))
|
|
|
572 |
#define SDCI_FSTA (*((uint32_t volatile*)(0x38b0001c)))
|
|
|
573 |
#define SDCI_RESP0 (*((uint32_t volatile*)(0x38b00020)))
|
|
|
574 |
#define SDCI_RESP1 (*((uint32_t volatile*)(0x38b00024)))
|
|
|
575 |
#define SDCI_RESP2 (*((uint32_t volatile*)(0x38b00028)))
|
|
|
576 |
#define SDCI_RESP3 (*((uint32_t volatile*)(0x38b0002c)))
|
|
|
577 |
#define SDCI_CDIV (*((uint32_t volatile*)(0x38b00030)))
|
|
|
578 |
#define SDCI_SDIO_CSR (*((uint32_t volatile*)(0x38b00034)))
|
|
|
579 |
#define SDCI_IRQ (*((uint32_t volatile*)(0x38b00038)))
|
|
|
580 |
#define SDCI_IRQ_MASK (*((uint32_t volatile*)(0x38b0003c)))
|
|
|
581 |
#define SDCI_DATA (*((uint32_t volatile*)(0x38b00040)))
|
|
|
582 |
#define SDCI_DMAADDR (*((void* volatile*)(0x38b00044)))
|
|
|
583 |
#define SDCI_DMASIZE (*((uint32_t volatile*)(0x38b00048)))
|
|
|
584 |
#define SDCI_DMACOUNT (*((uint32_t volatile*)(0x38b0004c)))
|
|
|
585 |
#define SDCI_RESET (*((uint32_t volatile*)(0x38b0006c)))
|
|
|
586 |
|
|
|
587 |
#define SDCI_CTRL_SDCIEN BIT(0)
|
|
|
588 |
#define SDCI_CTRL_CARD_TYPE_MASK BIT(1)
|
|
|
589 |
#define SDCI_CTRL_CARD_TYPE_SD 0
|
|
|
590 |
#define SDCI_CTRL_CARD_TYPE_MMC BIT(1)
|
|
|
591 |
#define SDCI_CTRL_BUS_WIDTH_MASK BITRANGE(2, 3)
|
|
|
592 |
#define SDCI_CTRL_BUS_WIDTH_1BIT 0
|
|
|
593 |
#define SDCI_CTRL_BUS_WIDTH_4BIT BIT(2)
|
|
|
594 |
#define SDCI_CTRL_BUS_WIDTH_8BIT BIT(3)
|
|
|
595 |
#define SDCI_CTRL_DMA_EN BIT(4)
|
|
|
596 |
#define SDCI_CTRL_L_ENDIAN BIT(5)
|
|
|
597 |
#define SDCI_CTRL_DMA_REQ_CON_MASK BIT(6)
|
|
|
598 |
#define SDCI_CTRL_DMA_REQ_CON_NEMPTY 0
|
|
|
599 |
#define SDCI_CTRL_DMA_REQ_CON_FULL BIT(6)
|
|
|
600 |
#define SDCI_CTRL_CLK_SEL_MASK BIT(7)
|
|
|
601 |
#define SDCI_CTRL_CLK_SEL_PCLK 0
|
|
|
602 |
#define SDCI_CTRL_CLK_SEL_SDCLK BIT(7)
|
|
|
603 |
#define SDCI_CTRL_BIT_8 BIT(8)
|
|
|
604 |
#define SDCI_CTRL_BIT_14 BIT(14)
|
|
|
605 |
|
|
|
606 |
#define SDCI_DCTRL_TXFIFORST BIT(0)
|
|
|
607 |
#define SDCI_DCTRL_RXFIFORST BIT(1)
|
|
|
608 |
#define SDCI_DCTRL_TRCONT_MASK BITRANGE(4, 5)
|
|
|
609 |
#define SDCI_DCTRL_TRCONT_TX BIT(4)
|
|
|
610 |
#define SDCI_DCTRL_BUS_TEST_MASK BITRANGE(6, 7)
|
|
|
611 |
#define SDCI_DCTRL_BUS_TEST_TX BIT(6)
|
|
|
612 |
#define SDCI_DCTRL_BUS_TEST_RX BIT(7)
|
|
|
613 |
|
|
|
614 |
#define SDCI_CDIV_CLKDIV_MASK BITRANGE(0, 7)
|
|
|
615 |
#define SDCI_CDIV_CLKDIV(x) ((x) >> 1)
|
|
|
616 |
#define SDCI_CDIV_CLKDIV_2 BIT(0)
|
|
|
617 |
#define SDCI_CDIV_CLKDIV_4 BIT(1)
|
|
|
618 |
#define SDCI_CDIV_CLKDIV_8 BIT(2)
|
|
|
619 |
#define SDCI_CDIV_CLKDIV_16 BIT(3)
|
|
|
620 |
#define SDCI_CDIV_CLKDIV_32 BIT(4)
|
|
|
621 |
#define SDCI_CDIV_CLKDIV_64 BIT(5)
|
|
|
622 |
#define SDCI_CDIV_CLKDIV_128 BIT(6)
|
|
|
623 |
#define SDCI_CDIV_CLKDIV_256 BIT(7)
|
|
|
624 |
|
|
|
625 |
#define SDCI_CMD_CMD_NUM_MASK BITRANGE(0, 5)
|
|
|
626 |
#define SDCI_CMD_CMD_NUM_SHIFT 0
|
|
|
627 |
#define SDCI_CMD_CMD_NUM(x) (x)
|
|
|
628 |
#define SDCI_CMD_CMD_TYPE_MASK BITRANGE(6, 7)
|
|
|
629 |
#define SDCI_CMD_CMD_TYPE_BC 0
|
|
|
630 |
#define SDCI_CMD_CMD_TYPE_BCR BIT(6)
|
|
|
631 |
#define SDCI_CMD_CMD_TYPE_AC BIT(7)
|
|
|
632 |
#define SDCI_CMD_CMD_TYPE_ADTC (BIT(6) | BIT(7))
|
|
|
633 |
#define SDCI_CMD_CMD_RD_WR BIT(8)
|
|
|
634 |
#define SDCI_CMD_RES_TYPE_MASK BITRANGE(16, 18)
|
|
|
635 |
#define SDCI_CMD_RES_TYPE_NONE 0
|
|
|
636 |
#define SDCI_CMD_RES_TYPE_R1 BIT(16)
|
|
|
637 |
#define SDCI_CMD_RES_TYPE_R2 BIT(17)
|
|
|
638 |
#define SDCI_CMD_RES_TYPE_R3 (BIT(16) | BIT(17))
|
|
|
639 |
#define SDCI_CMD_RES_TYPE_R4 BIT(18)
|
|
|
640 |
#define SDCI_CMD_RES_TYPE_R5 (BIT(16) | BIT(18))
|
|
|
641 |
#define SDCI_CMD_RES_TYPE_R6 (BIT(17) | BIT(18))
|
|
|
642 |
#define SDCI_CMD_RES_BUSY BIT(19)
|
|
|
643 |
#define SDCI_CMD_RES_SIZE_MASK BIT(20)
|
|
|
644 |
#define SDCI_CMD_RES_SIZE_48 0
|
|
|
645 |
#define SDCI_CMD_RES_SIZE_136 BIT(20)
|
|
|
646 |
#define SDCI_CMD_NCR_NID_MASK BIT(21)
|
|
|
647 |
#define SDCI_CMD_NCR_NID_NCR 0
|
|
|
648 |
#define SDCI_CMD_NCR_NID_NID BIT(21)
|
|
|
649 |
#define SDCI_CMD_CMDSTR BIT(31)
|
|
|
650 |
|
|
|
651 |
#define SDCI_STATE_DAT_STATE_MASK BITRANGE(0, 3)
|
|
|
652 |
#define SDCI_STATE_DAT_STATE_IDLE 0
|
|
|
653 |
#define SDCI_STATE_DAT_STATE_DAT_RCV BIT(0)
|
|
|
654 |
#define SDCI_STATE_DAT_STATE_CRC_RCV BIT(1)
|
|
|
655 |
#define SDCI_STATE_DAT_STATE_DAT_END (BIT(0) | BIT(1))
|
|
|
656 |
#define SDCI_STATE_DAT_STATE_DAT_SET BIT(2)
|
|
|
657 |
#define SDCI_STATE_DAT_STATE_DAT_OUT (BIT(0) | BIT(2))
|
|
|
658 |
#define SDCI_STATE_DAT_STATE_CRC_TIME (BIT(1) | BIT(2))
|
|
|
659 |
#define SDCI_STATE_DAT_STATE_CRC_OUT (BIT(0) | BIT(1) | BIT(2))
|
|
|
660 |
#define SDCI_STATE_DAT_STATE_ENDB_OUT BIT(3)
|
|
|
661 |
#define SDCI_STATE_DAT_STATE_ENDB_STOD (BIT(0) | BIT(3))
|
|
|
662 |
#define SDCI_STATE_DAT_STATE_DAT_CRCR (BIT(1) | BIT(3))
|
|
|
663 |
#define SDCI_STATE_DAT_STATE_CARD_PRG (BIT(0) | BIT(1) | BIT(3))
|
|
|
664 |
#define SDCI_STATE_DAT_STATE_DAT_BUSY (BIT(2) | BIT(3))
|
|
|
665 |
#define SDCI_STATE_CMD_STATE_MASK (BIT(4) | BIT(5) | BIT(6))
|
|
|
666 |
#define SDCI_STATE_CMD_STATE_CMD_IDLE 0
|
|
|
667 |
#define SDCI_STATE_CMD_STATE_CMD_CMDO BIT(4)
|
|
|
668 |
#define SDCI_STATE_CMD_STATE_CMD_CRCO BIT(5)
|
|
|
669 |
#define SDCI_STATE_CMD_STATE_CMD_TOUT (BIT(4) | BIT(5))
|
|
|
670 |
#define SDCI_STATE_CMD_STATE_CMD_RESR BIT(6)
|
|
|
671 |
#define SDCI_STATE_CMD_STATE_CMD_INTV (BIT(4) | BIT(6))
|
|
|
672 |
|
|
|
673 |
#define SDCI_STAC_CLR_CMDEND BIT(2)
|
|
|
674 |
#define SDCI_STAC_CLR_BIT_3 BIT(3)
|
|
|
675 |
#define SDCI_STAC_CLR_RESEND BIT(4)
|
|
|
676 |
#define SDCI_STAC_CLR_DATEND BIT(6)
|
|
|
677 |
#define SDCI_STAC_CLR_DAT_CRCEND BIT(7)
|
|
|
678 |
#define SDCI_STAC_CLR_CRC_STAEND BIT(8)
|
|
|
679 |
#define SDCI_STAC_CLR_RESTOUTE BIT(15)
|
|
|
680 |
#define SDCI_STAC_CLR_RESENDE BIT(16)
|
|
|
681 |
#define SDCI_STAC_CLR_RESINDE BIT(17)
|
|
|
682 |
#define SDCI_STAC_CLR_RESCRCE BIT(18)
|
|
|
683 |
#define SDCI_STAC_CLR_WR_DATCRCE BIT(22)
|
|
|
684 |
#define SDCI_STAC_CLR_RD_DATCRCE BIT(23)
|
|
|
685 |
#define SDCI_STAC_CLR_RD_DATENDE0 BIT(24)
|
|
|
686 |
#define SDCI_STAC_CLR_RD_DATENDE1 BIT(25)
|
|
|
687 |
#define SDCI_STAC_CLR_RD_DATENDE2 BIT(26)
|
|
|
688 |
#define SDCI_STAC_CLR_RD_DATENDE3 BIT(27)
|
|
|
689 |
#define SDCI_STAC_CLR_RD_DATENDE4 BIT(28)
|
|
|
690 |
#define SDCI_STAC_CLR_RD_DATENDE5 BIT(29)
|
|
|
691 |
#define SDCI_STAC_CLR_RD_DATENDE6 BIT(30)
|
|
|
692 |
#define SDCI_STAC_CLR_RD_DATENDE7 BIT(31)
|
|
|
693 |
|
|
|
694 |
#define SDCI_DSTA_CMDRDY BIT(0)
|
|
|
695 |
#define SDCI_DSTA_CMDPRO BIT(1)
|
|
|
696 |
#define SDCI_DSTA_CMDEND BIT(2)
|
|
|
697 |
#define SDCI_DSTA_RESPRO BIT(3)
|
|
|
698 |
#define SDCI_DSTA_RESEND BIT(4)
|
|
|
699 |
#define SDCI_DSTA_DATPRO BIT(5)
|
|
|
700 |
#define SDCI_DSTA_DATEND BIT(6)
|
|
|
701 |
#define SDCI_DSTA_DAT_CRCEND BIT(7)
|
|
|
702 |
#define SDCI_DSTA_CRC_STAEND BIT(8)
|
|
|
703 |
#define SDCI_DSTA_DAT_BUSY BIT(9)
|
|
|
704 |
#define SDCI_DSTA_SDCLK_HOLD BIT(12)
|
|
|
705 |
#define SDCI_DSTA_DAT0_STATUS BIT(13)
|
|
|
706 |
#define SDCI_DSTA_WP_DECT_INPUT BIT(14)
|
|
|
707 |
#define SDCI_DSTA_RESTOUTE BIT(15)
|
|
|
708 |
#define SDCI_DSTA_RESENDE BIT(16)
|
|
|
709 |
#define SDCI_DSTA_RESINDE BIT(17)
|
|
|
710 |
#define SDCI_DSTA_RESCRCE BIT(18)
|
|
|
711 |
#define SDCI_DSTA_WR_CRC_STATUS_MASK BITRANGE(19, 21)
|
|
|
712 |
#define SDCI_DSTA_WR_CRC_STATUS_OK BIT(20)
|
|
|
713 |
#define SDCI_DSTA_WR_CRC_STATUS_TXERR (BIT(19) | BIT(21))
|
|
|
714 |
#define SDCI_DSTA_WR_CRC_STATUS_CARDERR (BIT(19) | BIT(20) | BIT(21))
|
|
|
715 |
#define SDCI_DSTA_WR_DATCRCE BIT(22)
|
|
|
716 |
#define SDCI_DSTA_RD_DATCRCE BIT(23)
|
|
|
717 |
#define SDCI_DSTA_RD_DATENDE0 BIT(24)
|
|
|
718 |
#define SDCI_DSTA_RD_DATENDE1 BIT(25)
|
|
|
719 |
#define SDCI_DSTA_RD_DATENDE2 BIT(26)
|
|
|
720 |
#define SDCI_DSTA_RD_DATENDE3 BIT(27)
|
|
|
721 |
#define SDCI_DSTA_RD_DATENDE4 BIT(28)
|
|
|
722 |
#define SDCI_DSTA_RD_DATENDE5 BIT(29)
|
|
|
723 |
#define SDCI_DSTA_RD_DATENDE6 BIT(30)
|
|
|
724 |
#define SDCI_DSTA_RD_DATENDE7 BIT(31)
|
|
|
725 |
|
|
|
726 |
#define SDCI_FSTA_RX_FIFO_EMPTY BIT(0)
|
|
|
727 |
#define SDCI_FSTA_RX_FIFO_FULL BIT(1)
|
|
|
728 |
#define SDCI_FSTA_TX_FIFO_EMPTY BIT(2)
|
|
|
729 |
#define SDCI_FSTA_TX_FIFO_FULL BIT(3)
|
|
|
730 |
|
|
|
731 |
#define SDCI_SDIO_CSR_SDIO_RW_EN BIT(0)
|
|
|
732 |
#define SDCI_SDIO_CSR_SDIO_INT_EN BIT(1)
|
|
|
733 |
#define SDCI_SDIO_CSR_SDIO_RW_REQ BIT(2)
|
|
|
734 |
#define SDCI_SDIO_CSR_SDIO_RW_STOP BIT(3)
|
|
|
735 |
#define SDCI_SDIO_CSR_SDIO_INT_PERIOD_MASK BIT(4)
|
|
|
736 |
#define SDCI_SDIO_CSR_SDIO_INT_PERIOD_MORE 0
|
|
|
737 |
#define SDCI_SDIO_CSR_SDIO_INT_PERIOD_XACT BIT(4)
|
|
|
738 |
|
|
|
739 |
#define SDCI_IRQ_DAT_DONE_INT BIT(0)
|
|
|
740 |
#define SDCI_IRQ_IOCARD_IRQ_INT BIT(1)
|
|
|
741 |
#define SDCI_IRQ_READ_WAIT_INT BIT(2)
|
|
|
742 |
|
|
|
743 |
#define SDCI_IRQ_MASK_MASK_DAT_DONE_INT BIT(0)
|
|
|
744 |
#define SDCI_IRQ_MASK_MASK_IOCARD_IRQ_INT BIT(1)
|
|
|
745 |
#define SDCI_IRQ_MASK_MASK_READ_WAIT_INT BIT(2)
|
|
|
746 |
|
|
|
747 |
|
|
|
748 |
/////CLICKWHEEL/////
|
|
|
749 |
#define WHEEL00 (*((uint32_t volatile*)(0x3C200000)))
|
|
|
750 |
#define WHEEL04 (*((uint32_t volatile*)(0x3C200004)))
|
|
|
751 |
#define WHEEL08 (*((uint32_t volatile*)(0x3C200008)))
|
|
|
752 |
#define WHEEL0C (*((uint32_t volatile*)(0x3C20000C)))
|
|
|
753 |
#define WHEEL10 (*((uint32_t volatile*)(0x3C200010)))
|
|
|
754 |
#define WHEELINT (*((uint32_t volatile*)(0x3C200014)))
|
|
|
755 |
#define WHEELRX (*((uint32_t volatile*)(0x3C200018)))
|
|
|
756 |
#define WHEELTX (*((uint32_t volatile*)(0x3C20001C)))
|
|
|
757 |
|
|
|
758 |
|
|
|
759 |
/////UART/////
|
|
|
760 |
#define ULCON (*((uint32_t volatile*)0x3cc00000))
|
|
|
761 |
#define UCON (*((uint32_t volatile*)0x3cc00004))
|
|
|
762 |
#define UFCON (*((uint32_t volatile*)0x3cc00008))
|
|
|
763 |
#define UMCON (*((uint32_t volatile*)0x3cc0000c))
|
|
|
764 |
#define UFSTAT (*((uint32_t volatile*)0x3cc00018))
|
|
|
765 |
#define UTXH (*((uint8_t volatile*)0x3cc00020))
|
|
|
766 |
#define URXH (*((uint8_t volatile*)0x3cc00024))
|
|
|
767 |
#define UBRDIV (*((uint32_t volatile*)0x3cc00028))
|
|
|
768 |
#endif
|
|
|
769 |
|
|
|
770 |
/////CLOCK GATES/////
|
|
|
771 |
#define CLOCKGATE_USB_1 2
|
|
|
772 |
#define CLOCKGATE_USB_2 35
|
|
|
773 |
#define CLOCKGATE_I2C(x) 36
|
|
|
774 |
#define CLOCKGATE_I2C_0 36
|
|
|
775 |
#ifdef SOC_S5L8702
|
|
|
776 |
#define CLOCKGATE_LCD 1
|
|
|
777 |
#define CLOCKGATE_DMA(x) 25
|
|
|
778 |
#define CLOCKGATE_DMA_0 25
|
|
|
779 |
#define CLOCKGATE_SPI(x) ((i) == 2 ? 47 : (i) == 1 ? 43 : 34)
|
|
|
780 |
#define CLOCKGATE_SPI_0 34
|
|
|
781 |
#define CLOCKGATE_SPI_1 43
|
|
|
782 |
#define CLOCKGATE_SPI_2 47
|
|
|
783 |
#endif
|
|
|
784 |
|
|
|
785 |
|
|
|
786 |
/////INTERRUPTS/////
|
|
|
787 |
#define IRQ_TIMER 8
|
|
|
788 |
#define IRQ_USB_FUNC 19
|
|
|
789 |
#define IRQ_DMAC(d) 16 + d
|
|
|
790 |
#define IRQ_DMAC0 16
|
|
|
791 |
#define IRQ_DMAC1 17
|
|
|
792 |
#ifdef SOC_S5L8702
|
|
|
793 |
#define IRQ_WHEEL 23
|
|
|
794 |
#define IRQ_ATA 29
|
|
|
795 |
#define IRQ_MMC 44
|
|
|
796 |
#endif
|
|
|
797 |
|
|
|
798 |
|
|
|
799 |
#endif
|
|
|
800 |
|
|
|
801 |
|
|
|
802 |
#endif
|