Subversion Repositories freemyipod

Rev

Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
2 theseven 1 
@
2 
@
3 
@    Copyright 2010 TheSeven
4 
@
5 
@
6 
@    This file is part of emBIOS.
7 
@
8 
@    emBIOS is free software: you can redistribute it and/or
9 
@    modify it under the terms of the GNU General Public License as
10 
@    published by the Free Software Foundation, either version 2 of the
11 
@    License, or (at your option) any later version.
12 
@
13 
@    emBIOS is distributed in the hope that it will be useful,
14 
@    but WITHOUT ANY WARRANTY; without even the implied warranty of
15 
@    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
16 
@    See the GNU General Public License for more details.
17 
@
18 
@    You should have received a copy of the GNU General Public License
19 
@    along with emBIOS.  If not, see <http://www.gnu.org/licenses/>.
20 
@
21 
@
22 
 
23 
 
24 
.section .intvect,"ax",%progbits
25 
	ldr pc, =reset_handler
26 
	ldr pc, =undef_instr_handler
27 
	ldr pc, =syscall_handler
28 
	ldr pc, =prefetch_abort_handler
29 
	ldr pc, =data_abort_handler
30 
	ldr pc, =reserved_handler
31 
	ldr pc, =irq_handler
32 
	ldr pc, =fiq_handler
33 
.ltorg
34 
 
35 
 
98 theseven 36 
.section .inithead,"ax",%progbits
37 
.global __start
38 
__start:
39 
	b	_start
40 
 
2 theseven 41 
.section .initcode,"ax",%progbits
42 
.global _start
43 
_start:
143 theseven 44 
	mrc	p15, 0, r0,c1,c0
312 theseven 45 
	orr	r0, r0, #5
143 theseven 46 
	mcr	p15, 0, r0,c1,c0
2 theseven 47 
	ldr	r0, =_sramsource
48 
	ldr	r1, =_sramstart
49 
	ldr	r2, =_sramend
50 
.copysram:
51 
	cmp	r2, r1
52 
	ldrhi	r3, [r0], #4
53 
	strhi	r3, [r1], #4
54 
	bhi	.copysram
55 
	ldr	r0, =_sdramsource
56 
	ldr	r1, =_sdramstart
57 
	ldr	r2, =_sdramend
58 
.copysdram:
59 
	cmp	r2, r1
60 
	ldrhi	r3, [r0], #4
61 
	strhi	r3, [r1], #4
62 
	bhi	.copysdram
63 
	ldr	r0, =_initbssstart
64 
	ldr	r1, =_initbssend
65 
	mov	r2, #0
66 
.clearinitbss:
67 
	cmp	r1, r0
68 
	strhi	r2, [r0], #4
69 
	bhi	.clearinitbss
70 
	ldr	r0, =_ibssstart
71 
	ldr	r1, =_ibssend
72 
.clearibss:
73 
	cmp	r1, r0
74 
	strhi	r2, [r0], #4
75 
	bhi	.clearibss
76 
	ldr	r0, =_bssstart
77 
	ldr	r1, =_bssend
78 
.clearbss:
79 
	cmp	r1, r0
80 
	strhi	r2, [r0], #4
81 
	bhi	.clearbss
82 
	ldr	r1, =0x38200000
83 
	ldr	r0, [r1]
84 
	orr	r0, r0, #1
85 
	bic	r0, r0, #0x10000
86 
	str	r0, [r1]
87 
	mov	r0, #0
233 theseven 88 
.cleancache:
89 
        mcr	p15, 0, r0,c7,c10,2
90 
        add	r1, r0, #0x10
91 
        mcr	p15, 0, r1,c7,c10,2
92 
        add	r1, r1, #0x10
93 
        mcr	p15, 0, r1,c7,c10,2
94 
        add	r1, r1, #0x10
95 
        mcr	p15, 0, r1,c7,c10,2
96 
        adds	r0, r0, #0x04000000
97 
        bne	.cleancache
98 
        mcr	p15, 0, r0,c7,c10,4
2 theseven 99 
	mcr	p15, 0, r0,c7,c5,0
14 theseven 100 
	mov	r1, #0x39c00000
101 
	str	r0, [r1,#4]
102 
	str	r0, [r1,#8]
103 
	str	r0, [r1,#0x38]
104 
	str	r0, [r1,#0x20]
105 
	sub	r0, r0, #1
106 
	str	r0, [r1]
107 
	str	r0, [r1,#0x10]
108 
	str	r0, [r1,#0x1c]
2 theseven 109 
	msr	cpsr_c, #0xd2
110 
	ldr	sp, =_irqstackend
111 
	msr	cpsr_c, #0xd7
112 
	ldr	sp, =_abortstackend
113 
	msr	cpsr_c, #0xdb
114 
	ldr	sp, =_abortstackend
43 theseven 115 
	msr	cpsr_c, #0x1f
2 theseven 116 
	ldr	sp, =_initstackend
117 
	bl	init
15 theseven 118 
	bl	context_switch
14 theseven 119 
	mov	r0, #0
99 theseven 120 
	ldr	pc, =idleloop
2 theseven 121 
.ltorg
122 
 
123 
 
124 
.section .icode, "ax", %progbits
125 
.align 2
99 theseven 126 
idleloop:
127 
	mcr	p15, 0, r0,c7,c0,4
128 
	b	idleloop
129 
 
2 theseven 130 
.global reset
131 
.global hang
132 
.type reset, %function
133 
.type hang, %function
134 
reset:
135 
	msr	cpsr_c, #0xd3
136 
	mov	r0, #0x110000
137 
	add	r0, r0, #0xff
138 
	add	r1, r0, #0xa00
139 
	mov	r2, #0x3c800000
140 
	str	r1, [r2]
141 
	mov	r1, #0xff0
142 
	str	r1, [r2,#4]
143 
	str	r0, [r2]
144 
hang:
15 theseven 145 
	msr	cpsr_c, #0xd3
146 
	mcr	p15, 0, r0,c7,c0,4
2 theseven 147 
	b	hang
148 
.size reset, .-reset
149 
.size hang, .-hang
150 
 
151 
.type reset_handler, %function
152 
reset_handler:
43 theseven 153 
	mov	r0, #0
154 
	adr	r1, reset_text
2 theseven 155 
	b	panic
156 
reset_text:
157 
	.ascii	"Hit reset vector!\0"
158 
.size reset_handler, .-reset_handler
159 
 
160 
.type undef_instr_handler, %function
161 
undef_instr_handler:
43 theseven 162 
	mov	r0, #0
163 
	adr	r1, undef_instr_text
164 
	sub	r2, lr, #4
2 theseven 165 
	b	panicf
166 
.size undef_instr_handler, .-undef_instr_handler
167 
 
168 
.type prefetch_abort_handler, %function
169 
prefetch_abort_handler:
43 theseven 170 
	mov	r0, #0
171 
	adr	r1, prefetch_abort_text
172 
	sub	r2, lr, #4
2 theseven 173 
	b	panicf
174 
.size prefetch_abort_handler, .-prefetch_abort_handler
175 
 
176 
.type data_abort_handler, %function
177 
data_abort_handler:
43 theseven 178 
	mov	r0, #0
179 
	adr	r1, data_abort_text
180 
	sub	r2, lr, #4
2 theseven 181 
	b	panicf
182 
.size data_abort_handler, .-data_abort_handler
183 
 
184 
.type reserved_handler, %function
185 
reserved_handler:
43 theseven 186 
	mov	r0, #0
187 
	adr	r1, reserved_text
2 theseven 188 
	b	panic
189 
.size reserved_handler, .-reserved_handler
190 
 
191 
.type fiq_handler, %function
192 
fiq_handler:
43 theseven 193 
	mov	r0, #2
194 
	adr	r1, fiq_text
2 theseven 195 
	b	panic
196 
.size fiq_handler, .-fiq_handler
197 
 
198 
undef_instr_text:
199 
	.ascii	"Undefined instruction at %08X!\0"
200 
 
201 
prefetch_abort_text:
202 
	.ascii	"Prefetch abort at %08X!\0"
203 
 
204 
data_abort_text:
205 
	.ascii	"Data abort at %08X!\0"
206 
 
207 
reserved_text:
208 
	.ascii	"Hit reserved exception handler!\0"
209 
 
210 
fiq_text:
211 
	.ascii	"Unhandled FIQ!\0"
212 
 
213 
syscall_text:
214 
	.ascii	"Unhandled syscall!\0"
15 theseven 215 
 
216 
 
217 
.section .icode.usec_timer, "ax", %progbits
218 
.align 2
111 theseven 219 
.global read_native_timer
220 
.type read_native_timer, %function
221 
read_native_timer:
15 theseven 222 
	ldr	r0, val_3c700000
223 
	ldr	r1, [r0,#0x80]
224 
	ldr	r0, [r0,#0x84]
225 
	bx	lr
111 theseven 226 
.size read_native_timer, .-read_native_timer
15 theseven 227 
 
228 
.global read_usec_timer
229 
.type read_usec_timer, %function
230 
read_usec_timer:
231 
	ldr	r0, val_3c700000
232 
	ldr	r1, [r0,#0x80]
233 
	ldr	r0, [r0,#0x84]
234 
	add	r0, r0, r0,lsl#2
235 
	bx	lr
236 
.size read_usec_timer, .-read_usec_timer
237 
 
238 
val_3c700000:
239 
	.word	0x3c700000
95 theseven 240 
 
241 
 
242 
.section .text.control_nor_cache, "ax", %progbits
243 
.align 2
244 
.global control_nor_cache
245 
.type control_nor_cache, %function
246 
control_nor_cache:
247 
	mrc	p15, 0, r3,c1,c0
248 
	bic	r1, r3, #1
249 
	mcr	p15, 0, r1,c1,c0
250 
	mov	r1, #0
251 
	mcr	p15, 0, r1,c7,c5
252 
cnc_flushcache_loop:
253 
	mcr	p15, 0, r1,c7,c14,2
254 
	add	r2, r1, #0x10
255 
	mcr	p15, 0, r2,c7,c14,2
256 
	add	r2, r2, #0x10
257 
	mcr	p15, 0, r2,c7,c14,2
258 
	add	r2, r2, #0x10
259 
	mcr	p15, 0, r2,c7,c14,2
260 
	adds	r1, r1, #0x04000000
261 
	bne	cnc_flushcache_loop
262 
	mcr	p15, 0, r1,c7,c10,4
263 
	ands	r0, r0, r0
264 
	mrc	p15, 0, r1,c2,c0, 1
265 
	biceq	r1, r1, #0x10
266 
	orrne	r1, r1, #0x10
267 
	mcr	p15, 0, r1,c2,c0, 1
268 
	mrc	p15, 0, r1,c2,c0, 0
269 
	biceq	r1, r1, #0x10
270 
	orrne	r1, r1, #0x10
271 
	mcr	p15, 0, r1,c2,c0, 0
272 
	mrc	p15, 0, r1,c3,c0, 0
273 
	biceq	r1, r1, #0x10
274 
	orrne	r1, r1, #0x10
275 
	mcr	p15, 0, r1,c3,c0, 0
276 
	mcr	p15, 0, r3,c1,c0
277 
	mov	pc, lr
278 
.size control_nor_cache, .-control_nor_cache