Subversion Repositories freemyipod

Rev

Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
14 theseven 1
@
2
@
3
@    Copyright 2010 TheSeven
4
@
5
@
427 farthen 6
@    This file is part of emCORE.
14 theseven 7
@
427 farthen 8
@    emCORE is free software: you can redistribute it and/or
14 theseven 9
@    modify it under the terms of the GNU General Public License as
10
@    published by the Free Software Foundation, either version 2 of the
11
@    License, or (at your option) any later version.
12
@
427 farthen 13
@    emCORE is distributed in the hope that it will be useful,
14 theseven 14
@    but WITHOUT ANY WARRANTY; without even the implied warranty of
15
@    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
16
@    See the GNU General Public License for more details.
17
@
18
@    You should have received a copy of the GNU General Public License
427 farthen 19
@    along with emCORE.  If not, see <http://www.gnu.org/licenses/>.
14 theseven 20
@
21
@
22
 
23
 
24
.section .icode.contextswitch, "ax", %progbits
25
.align 2
26
.global context_switch
27
.type context_switch, %function
28
context_switch:
15 theseven 29
	mrs	r1, cpsr
43 theseven 30
	msr	cpsr_c, #0xdf
14 theseven 31
	ldr	r0, =current_thread
32
	ldr	r0, [r0]
33
	stmia	r0!, {r0-r14}
34
	str	lr, [r0], #4
35
	str	r1, [r0]
15 theseven 36
	msr	cpsr_c, #0xd2
14 theseven 37
	adr	lr, resume_thread
15 theseven 38
	mov	r0, #-1
14 theseven 39
	b	scheduler_switch
40
.size context_switch, .-context_switch
41
 
43 theseven 42
.global syscall_handler
43
.type syscall_handler, %function
44
syscall_handler:
45
	ldr	sp, [lr,#-4]
46
	bics	sp, sp, #0xff000000
47
	beq	syscall_breakpoint
48
	mov	r12, lr
49
	mrs	sp, spsr
50
	msr	cpsr_c, sp
51
	mov	lr, r12
52
	ldr	r12, [lr,#-4]
53
	bic	r12, r12, #0xff000000
54
	cmp	r12, #(swilist_end-swilist_start)/4+1
55
	movcs	r0, #0
56
	addcc	pc, pc, r12,lsl#2
57
	adr	r1, unknown_swi_string
58
	mov	r2, r12
59
swilist_start:
60
	b	panicf
61
	b	get_syscall_table
62
swilist_end:
63
 
64
syscall_breakpoint:
65
	msr	cpsr_c, #0xd3
66
	ldr	sp, =current_thread
67
	ldr	sp, [sp]
68
	stmia	sp!, {r0-r12}
69
	mov	r2, lr
70
	mrs	r3, spsr
71
	mov	r4, #1
72
	mov	r5, sp
73
	msr	cpsr_c, #0xdf
74
	mov	r0, sp
75
	mov	r1, lr
76
	msr	cpsr_c, #0xd2
77
	stmia	r5, {r0-r4}
389 theseven 78
	bl	scheduler_pause_accounting
43 theseven 79
	adr	lr, resume_thread
80
	mov	r0, #-1
81
	b	scheduler_switch
82
.size syscall_handler, .-syscall_handler
83
 
14 theseven 84
.global irq_handler
85
.type irq_handler, %function
43 theseven 86
was_in_svc_mode:
87
	msr	cpsr_c, #0xd3
88
	sub	r3, lr, #4
89
	mrs	r4, spsr
90
	msr	cpsr_c, r5
91
	b enter_irqhandler
92
 
14 theseven 93
irq_handler:
94
	str	r12, [sp,#-4]
95
	ldr	r12, =current_thread
96
	ldr	r12, [r12]
97
	stmia	r12!, {r0-r11}
98
	ldr	r0, [sp,#-4]
99
	mrs	r5, cpsr
100
	mrs	r4, spsr
43 theseven 101
	msr	cpsr_c, #0xdf
14 theseven 102
	mov	r1, sp
103
	mov	r2, lr
43 theseven 104
	and	r3, r4, #0x1f
105
	cmp	r3, #0x13
106
	beq	was_in_svc_mode
14 theseven 107
	msr	cpsr_c, r5
108
	sub	r3, lr, #4
43 theseven 109
enter_irqhandler:
14 theseven 110
	stmia	r12, {r0-r4}
389 theseven 111
	bl	scheduler_pause_accounting
14 theseven 112
	bl	irqhandler
113
@ fallthrough
114
 
115
.global resume_thread
116
.type resume_thread, %function
117
resume_thread:
389 theseven 118
	bl	scheduler_resume_accounting
15 theseven 119
	ldr	lr, =current_thread
120
	ldr	lr, [lr]
121
	mov	r0, lr
122
	ldr	r1, [lr,#0x40]
123
	ldr	lr, [lr,#0x3c]
124
	msr	spsr_all, r1
43 theseven 125
	msr	cpsr_c, 0xdf
15 theseven 126
	ldmia	r0, {r0-r14}
14 theseven 127
	msr	cpsr_c, #0xd2
128
	movs	pc, lr
129
.size irq_handler, .-irq_handler
130
.size resume_thread, .-resume_thread
131
 
132
.global enter_critical_section
133
.type enter_critical_section, %function
134
enter_critical_section:
135
	mrs	r0, cpsr
15 theseven 136
	orr	r1, r0, #0xc0
137
	msr	cpsr_c, r1
14 theseven 138
	mov	pc, lr
139
.size enter_critical_section, .-enter_critical_section
140
 
141
.global leave_critical_section
142
.type leave_critical_section, %function
143
leave_critical_section:
144
	msr	cpsr_c, r0
145
	mov	pc, lr
146
.size leave_critical_section, .-leave_critical_section
43 theseven 147
 
127 theseven 148
.global execfirmware
149
.type execfirmware, %function
150
execfirmware:
438 theseven 151
	stmfd	sp!, {r0-r2}
219 theseven 152
	bl	interrupt_shutdown
443 theseven 153
	mov	r0, sp
438 theseven 154
	msr	cpsr_c, #0xd3
443 theseven 155
	mov	sp, r0
438 theseven 156
	ldmfd	sp, {r0-r2}
157
	bl	memmove
140 theseven 158
	bl	clean_dcache
438 theseven 159
	ldr	r1, [sp]
140 theseven 160
	mrc	p15, 0, r0,c1,c0
312 theseven 161
	bic	r0, r0, #5
140 theseven 162
	mcr	p15, 0, r0,c1,c0
312 theseven 163
	mov	r0, #0
140 theseven 164
	mcr	p15, 0, r0,c7,c5
165
	bx	r1
127 theseven 166
.size execfirmware, .-execfirmware
167
 
43 theseven 168
unknown_swi_string:
99 theseven 169
	.ascii "Unhandled SWI %06X\0"