Subversion Repositories freemyipod

Rev

Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
273 theseven 1
//
2
//
3
//    Copyright 2010 TheSeven
4
//
5
//
6
//    This file is part of emBIOS.
7
//
8
//    emBIOS is free software: you can redistribute it and/or
9
//    modify it under the terms of the GNU General Public License as
10
//    published by the Free Software Foundation, either version 2 of the
11
//    License, or (at your option) any later version.
12
//
13
//    emBIOS is distributed in the hope that it will be useful,
14
//    but WITHOUT ANY WARRANTY; without even the implied warranty of
15
//    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
16
//    See the GNU General Public License for more details.
17
//
18
//    You should have received a copy of the GNU General Public License along
19
//    with emBIOS.  If not, see <http://www.gnu.org/licenses/>.
20
//
21
//
22
 
23
 
24
#include "global.h"
25
#include "panic.h"
26
#include "s5l8702.h"
27
 
28
 
29
#define default_interrupt(name) extern __attribute__((weak,alias("unhandled_irq"))) void name(void)
30
 
31
default_interrupt(INT_IRQ0);
32
default_interrupt(INT_IRQ1);
33
default_interrupt(INT_IRQ2);
34
default_interrupt(INT_IRQ3);
35
default_interrupt(INT_IRQ4);
36
default_interrupt(INT_IRQ5);
37
default_interrupt(INT_IRQ6);
38
default_interrupt(INT_IRQ7);
39
default_interrupt(INT_TIMERA);
40
default_interrupt(INT_TIMERB);
41
default_interrupt(INT_TIMERC);
42
default_interrupt(INT_TIMERD);
43
default_interrupt(INT_TIMERE);
44
default_interrupt(INT_TIMERF);
45
default_interrupt(INT_TIMERG);
46
default_interrupt(INT_TIMERH);
47
default_interrupt(INT_IRQ9);
48
default_interrupt(INT_IRQ10);
49
default_interrupt(INT_IRQ11);
50
default_interrupt(INT_IRQ12);
51
default_interrupt(INT_IRQ13);
52
default_interrupt(INT_IRQ14);
53
default_interrupt(INT_IRQ15);
54
default_interrupt(INT_DMAC0C0);
55
default_interrupt(INT_DMAC0C1);
56
default_interrupt(INT_DMAC0C2);
57
default_interrupt(INT_DMAC0C3);
58
default_interrupt(INT_DMAC0C4);
59
default_interrupt(INT_DMAC0C5);
60
default_interrupt(INT_DMAC0C6);
61
default_interrupt(INT_DMAC0C7);
62
default_interrupt(INT_DMAC1C0);
63
default_interrupt(INT_DMAC1C1);
64
default_interrupt(INT_DMAC1C2);
65
default_interrupt(INT_DMAC1C3);
66
default_interrupt(INT_DMAC1C4);
67
default_interrupt(INT_DMAC1C5);
68
default_interrupt(INT_DMAC1C6);
69
default_interrupt(INT_DMAC1C7);
70
default_interrupt(INT_IRQ18);
71
default_interrupt(INT_USB_FUNC);
72
default_interrupt(INT_IRQ20);
73
default_interrupt(INT_IRQ21);
74
default_interrupt(INT_IRQ22);
75
default_interrupt(INT_IRQ23);
76
default_interrupt(INT_IRQ24);
77
default_interrupt(INT_IRQ25);
78
default_interrupt(INT_IRQ26);
79
default_interrupt(INT_IRQ27);
80
default_interrupt(INT_IRQ28);
81
default_interrupt(INT_IRQ29);
82
default_interrupt(INT_IRQ30);
83
default_interrupt(INT_IRQ31);
84
default_interrupt(INT_IRQ32);
85
default_interrupt(INT_IRQ33);
86
default_interrupt(INT_IRQ34);
87
default_interrupt(INT_IRQ35);
88
default_interrupt(INT_IRQ36);
89
default_interrupt(INT_IRQ37);
90
default_interrupt(INT_IRQ38);
91
default_interrupt(INT_IRQ39);
92
default_interrupt(INT_IRQ40);
93
default_interrupt(INT_IRQ41);
94
default_interrupt(INT_IRQ42);
95
default_interrupt(INT_IRQ43);
96
default_interrupt(INT_IRQ44);
97
default_interrupt(INT_IRQ45);
98
default_interrupt(INT_IRQ46);
99
default_interrupt(INT_IRQ47);
100
default_interrupt(INT_IRQ48);
101
default_interrupt(INT_IRQ49);
102
default_interrupt(INT_IRQ50);
103
default_interrupt(INT_IRQ51);
104
default_interrupt(INT_IRQ52);
105
default_interrupt(INT_IRQ53);
106
default_interrupt(INT_IRQ54);
107
default_interrupt(INT_IRQ55);
108
default_interrupt(INT_IRQ56);
109
default_interrupt(INT_IRQ57);
110
default_interrupt(INT_IRQ58);
111
default_interrupt(INT_IRQ59);
112
default_interrupt(INT_IRQ60);
113
default_interrupt(INT_IRQ61);
114
default_interrupt(INT_IRQ62);
115
default_interrupt(INT_IRQ63);
116
 
117
 
118
static int current_irq;
119
 
120
 
121
void unhandled_irq(void)
122
{
123
    panicf(PANIC_FATAL, "Unhandled IRQ %d!", current_irq);
124
}
125
 
126
static void (* timervector[])(void) IDATA_ATTR =
127
{
128
    INT_TIMERA,INT_TIMERB,INT_TIMERC,INT_TIMERD,INT_TIMERE,INT_TIMERF,INT_TIMERG,INT_TIMERH
129
};
130
 
131
void INT_TIMER(void) ICODE_ATTR;
132
void INT_TIMER()
133
{
134
    if (TACON & 0x00038000) timervector[0]();
135
    if (TBCON & 0x00038000) timervector[1]();
136
    if (TCCON & 0x00038000) timervector[2]();
137
    if (TDCON & 0x00038000) timervector[3]();
138
    if (TECON & 0x00038000) timervector[4]();
139
    if (TFCON & 0x00038000) timervector[5]();
140
    if (TGCON & 0x00038000) timervector[6]();
141
    if (THCON & 0x00038000) timervector[7]();
142
}
143
 
144
static void (* dmavector[])(void) IDATA_ATTR =
145
{
146
    INT_DMAC0C0,INT_DMAC0C1,INT_DMAC0C2,INT_DMAC0C3,INT_DMAC0C4,INT_DMAC0C5,INT_DMAC0C6,INT_DMAC0C7,
147
    INT_DMAC1C0,INT_DMAC1C1,INT_DMAC1C2,INT_DMAC1C3,INT_DMAC1C4,INT_DMAC1C5,INT_DMAC1C6,INT_DMAC1C7
148
};
149
 
150
void INT_DMAC0(void) ICODE_ATTR;
151
void INT_DMAC0()
152
{
153
    uint32_t intsts = DMAC0INTSTS;
154
    if (intsts & 1) dmavector[0]();
155
    if (intsts & 2) dmavector[1]();
156
    if (intsts & 4) dmavector[2]();
157
    if (intsts & 8) dmavector[3]();
158
    if (intsts & 0x10) dmavector[4]();
159
    if (intsts & 0x20) dmavector[5]();
160
    if (intsts & 0x40) dmavector[6]();
161
    if (intsts & 0x80) dmavector[7]();
162
}
163
 
164
void INT_DMAC1(void) ICODE_ATTR;
165
void INT_DMAC1()
166
{
167
    uint32_t intsts = DMAC1INTSTS;
168
    if (intsts & 1) dmavector[8]();
169
    if (intsts & 2) dmavector[9]();
170
    if (intsts & 4) dmavector[10]();
171
    if (intsts & 8) dmavector[11]();
172
    if (intsts & 0x10) dmavector[12]();
173
    if (intsts & 0x20) dmavector[13]();
174
    if (intsts & 0x40) dmavector[14]();
175
    if (intsts & 0x80) dmavector[15]();
176
}
177
 
178
static void (* irqvector[])(void) IDATA_ATTR =
179
{
180
    INT_IRQ0,INT_IRQ1,INT_IRQ2,INT_IRQ3,INT_IRQ4,INT_IRQ5,INT_IRQ6,INT_IRQ7,
181
    INT_TIMER,INT_IRQ9,INT_IRQ10,INT_IRQ11,INT_IRQ12,INT_IRQ13,INT_IRQ14,INT_IRQ15,
182
    INT_DMAC0,INT_DMAC1,INT_IRQ18,INT_USB_FUNC,INT_IRQ20,INT_IRQ21,INT_IRQ22,INT_IRQ23,
183
    INT_IRQ24,INT_IRQ25,INT_IRQ26,INT_IRQ27,INT_IRQ28,INT_IRQ29,INT_IRQ30,INT_IRQ31,
184
    INT_IRQ32,INT_IRQ33,INT_IRQ34,INT_IRQ35,INT_IRQ36,INT_IRQ37,INT_IRQ38,INT_IRQ39,
185
    INT_IRQ40,INT_IRQ41,INT_IRQ42,INT_IRQ43,INT_IRQ55,INT_IRQ56,INT_IRQ57,INT_IRQ58,
186
    INT_IRQ48,INT_IRQ49,INT_IRQ50,INT_IRQ51,INT_IRQ52,INT_IRQ53,INT_IRQ54,INT_IRQ55,
187
    INT_IRQ56,INT_IRQ57,INT_IRQ58,INT_IRQ59,INT_IRQ60,INT_IRQ61,INT_IRQ62,INT_IRQ63
188
};
189
 
190
void irqhandler(void)
191
{
192
    void* dummy = VIC0ADDRESS;
193
    dummy = VIC1ADDRESS;
194
    uint32_t irqs0 = VIC0IRQSTATUS;
195
    uint32_t irqs1 = VIC1IRQSTATUS;
196
    for (current_irq = 0; irqs0; current_irq++, irqs0 >>= 1)
197
        if (irqs0 & 1)
198
            irqvector[current_irq]();
199
    for (current_irq = 32; irqs1; current_irq++, irqs1 >>= 1)
200
        if (irqs1 & 1)
201
            irqvector[current_irq]();
202
    VIC0ADDRESS = NULL;
203
    VIC1ADDRESS = NULL;
204
}
205
 
206
void interrupt_enable(int irq, bool state)
207
{
208
    if (state) VICINTENABLE(irq >> 5) = 1 << (irq & 0x1f);
209
    else VICINTENCLEAR(irq >> 5) = 1 << (irq & 0x1f);
210
}
211
 
212
void interrupt_set_handler(int irq, void* handler)
213
{
214
    if (handler) irqvector[irq] = handler;
215
    else irqvector[irq] = unhandled_irq;
216
}
217
 
218
void int_timer_set_handler(int timer, void* handler)
219
{
220
    if (handler) timervector[timer] = handler;
221
    else timervector[timer] = unhandled_irq;
222
}
223
 
224
void int_dma_set_handler(int channel, void* handler)
225
{
226
    if (handler) dmavector[channel] = handler;
227
    else dmavector[channel] = unhandled_irq;
228
}
229
 
230
void interrupt_init(void)
231
{
232
    VIC0INTENABLE = 1 << IRQ_TIMER;
233
    VIC0INTENABLE = 1 << IRQ_DMAC0;
234
    VIC0INTENABLE = 1 << IRQ_DMAC1;
235
}
236
 
237
void interrupt_shutdown(void)
238
{
239
    VIC0INTENCLEAR = 0xffffffff;
240
    VIC1INTENCLEAR = 0xffffffff;
241
}